A Study On Power Reduction Techniques For Comparator Based On Body Biasing
The growth of portable electronic devices in consumer market has led to the innovation of low power design. Furthermore, the scaling down of CMOS process technology has increased the transistor density. As a result, the device has higher functionality but more power is consumed per area unit. Hence...
محفوظ في:
المؤلف الرئيسي: | Osman, Nor Fatihah |
---|---|
التنسيق: | أطروحة |
اللغة: | English |
منشور في: |
2014
|
الموضوعات: | |
الوصول للمادة أونلاين: | http://eprints.usm.my/40745/1/NOR_FATIHAH_BINTI_OSMAN_24_Pages.pdf |
الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|
مواد مشابهة
-
Clock Gating Technique For Power Reduction In Digital Design
بواسطة: Khor, Peng Lim
منشور في: (2012) -
Improved Techniques For Power
Consumption Reduction In
Portable Two-Way Radio
بواسطة: Adrian, Lim Hooi Jin
منشور في: (2013) -
Peak To Average Power Ratio Reduction In
Wireless Orthogonal Frequency Division
Multiplexing
بواسطة: Wahab, Aeizaal Azman Abdul
منشور في: (2014) -
On The Analysis Of Mcm Systems Papr
Profiles And The Wp-Ofdm System Papr
Reduction Techniques
بواسطة: Zakaria, Jamaluddin
منشور في: (2013) -
Modified PWM Technique For Torque Ripples Reduction In
Three Phase PM BLDC Motors
بواسطة: Salah, Wael Abdel Muhdi Yacoup
منشور في: (2012)