Development Of Test Platform Of Fpga Interconnect To Capture Marginal Open Defect
This research highlights the development of test platform of FPGA interconnect to capture marginal open defect on Altera® Stratix V devices. The need for at-speed test was due to the increasing number of marginal open defects, resulting from manufacturing process complexity anticipated from continu...
Saved in:
Main Author: | Mohamed Sultan, Fahmy Hafriz |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://eprints.usm.my/40813/1/FAHMY_HAFRIZ_BIN_MOHAMED_SULTAN_24_pages.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Optimal modeling fill guide for improved interconnect performance
by: Yeo, Joel Yee Kiat
Published: (2012) -
Development Of QRS Detection Algoritm For FPGA Implementation
by: Ong, Seng Hooi
Published: (2003) -
Prelayout Design Of Configurable Serdes For High Speed Signaling In Multidie Interconnect
by: Chiew , Chong Giap
Published: (2016) -
Method For Validating The Integrity Of Clock Network Signal In Fpga Device
by: Bakar, Maya Abu
Published: (2015) -
Design Allocation And Scheduling Hardware Compiler For Digital Data Processing In FPGA
by: Hiew, Fu San
Published: (2006)