Digital Phase Locked-Loop With Wide Tuning Range And Dynamic Phase Shift
For decades, Phase Lock Loop (PLL) has been widely used in numerous systems, such as telecommunications and digital design, where it plays significant role in improving overall system timing. Moving forward, with the latest revolution towards System-on-chip technology (SOC), the need of PLL in the f...
Saved in:
| 主要作者: | |
|---|---|
| 格式: | Thesis |
| 语言: | English |
| 出版: |
2014
|
| 主题: | |
| 在线阅读: | http://eprints.usm.my/40885/1/ANAFAEZALENA_ROSLE_24_pages.pdf |
| 标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
成为第一个发表评论!