Text this: Modeling Of Vertical Side Chip Interconnect Technology For 3-Dimensional Packaging