Modeling Of Vertical Side Chip Interconnect Technology For 3-Dimensional Packaging
In this miniaturization era, previously, shrinking the technology node was used in order to maintain and improve the electrical performance of a device. However, this method is getting difficult due to the limitation of Silicon (Si) atomic size of the material in designing the integrated circuit (IC...
Saved in:
主要作者: | Tan , Ai Heong |
---|---|
格式: | Thesis |
语言: | English |
出版: |
2015
|
主题: | |
在线阅读: | http://eprints.usm.my/40931/1/TAN_AI_HEONG_24_pages.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
High Frequency Signaling Analysis
Of Inter-Chip Package Routing
For Multi-Chip Package
由: Yong, Khang Choong
出版: (2013) -
Analysis Of Plastic Encapsulation Process In 3D IC Package With Through-Silicon Via (Tsv) Technology
由: Ong, Ern Seang
出版: (2013) -
Electrostatic Discharge For Sysyem On Chip Applications
由: Yuet, Cheryl She Siew
出版: (2017) -
Clock Distribution Network Building Algorithm For Multiple Ips In System On A Chip
由: Tan , Tze Liang
出版: (2017) -
Iterative And Single-Step Solutions Of Two
Dimensional Time-Domain Inverse Scattering Problem Featuring Ultra Wide Band Sensors
由: Binajjaj, Saeed Ali Saeed
出版: (2010)