Modeling Of Vertical Side Chip Interconnect Technology For 3-Dimensional Packaging
In this miniaturization era, previously, shrinking the technology node was used in order to maintain and improve the electrical performance of a device. However, this method is getting difficult due to the limitation of Silicon (Si) atomic size of the material in designing the integrated circuit (IC...
Saved in:
Main Author: | Tan , Ai Heong |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://eprints.usm.my/40931/1/TAN_AI_HEONG_24_pages.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
High Frequency Signaling Analysis
Of Inter-Chip Package Routing
For Multi-Chip Package
by: Yong, Khang Choong
Published: (2013) -
Electrostatic Discharge For Sysyem On Chip Applications
by: Yuet, Cheryl She Siew
Published: (2017) -
Clock Distribution Network Building Algorithm For Multiple Ips In System On A Chip
by: Tan , Tze Liang
Published: (2017) -
Iterative And Single-Step Solutions Of Two
Dimensional Time-Domain Inverse Scattering Problem Featuring Ultra Wide Band Sensors
by: Binajjaj, Saeed Ali Saeed
Published: (2010) -
Rtl Implementation Of Secure Hash Algorithm 3 (Sha-3) Towards Smaller Area
by: Lim , Yen Ruen
Published: (2017)