Evaluation Of 28nm 10 Bit Adc Using Ramp And Sinusoidal Histogram Methodologies
ADC production testing has become more challenging due to more stringent test procedure for new generation of ADC. The trend for silicon cost is going down while the cost of test is going up. Therefore, to reduce the cost of test and preserve the test accuracy is essential for high volume testing in...
Saved in:
Main Author: | Wan Ismail, Wan Mohd Fahmi |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://eprints.usm.my/40967/1/WAN_MOHD_FAHMI_BIN_WAN_ISMAIL_24_pages.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Technique Of Pvt Analysis On Sd Controller Timing Validation For 28nm Soc Fpga
by: Yusni, Nur Amalina Aiza
Published: (2015) -
Design Of Fpga Address Register In 28nm Process Technology Based On Standard Cell Based Approach
by: Chew , Ming Choo
Published: (2013) -
Fingerprint Template Protection With Minutiae Based Bit String
by: Jin, Zhe
Published: (2011) -
Hybrid Diagnosis Model To Determine Fault Isolation For Scan Chain Failure Analysis On 22nm Fabrication Process
by: Victor Paulraj, Eric Paulraj
Published: (2016) -
Performance Analysis Of Different Hash Functions Using Bloom Filter For Network Intrusion Detection Systems In 32-Bit And 64-Bit Computer Operation Mode.
by: Tan , Beng Ghee
Published: (2016)