Fault Diagnosis On Vlsi Adder Circuits Using Artificial Neural Network
Fault diagnosis on VLSI digital circuit is a technique to detect a fault and the location of the fault that present in a VLSI digital circuit. A faulty circuit in an IC can cause the IC to be malfunctioning and unusable. Therefore, the faulty circuit must be detected during the manufacturing process...
Saved in:
主要作者: | Pui , Min San |
---|---|
格式: | Thesis |
语言: | English |
出版: |
2015
|
主题: | |
在线阅读: | http://eprints.usm.my/40985/1/PUI_MIN_SAN_24_pages.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Design of 32-Bit Arithmetic Logic Unit Using Shannon Theorem Based Adder Approach
由: C., Senthilpari
出版: (2009) -
VLSI Design Of A Bit Serial Arithmetic Logic Unit
由: Lee, Tiong Kiat
出版: (2003) -
Improving modified cocomo ii artificial neural network using hyperbolic tangent activation function
由: Abdulaziz Al-Shalif, Sarah Abdulkarem
出版: (2017) -
Hybrid Diagnosis Model To Determine Fault Isolation For Scan Chain Failure Analysis On 22nm Fabrication Process
由: Victor Paulraj, Eric Paulraj
出版: (2016) -
Investigation on Mlp Artificial Neural Network Using FPGA For Autonomous Cart Follower System
由: Liew, Yeong Tat_
出版: (2015)