Design Of Multiply-By-Two Amplifier For 1.5 Bit Pipelined Analogue-To-Digital Converter Application
This report explain about the design of multiply-by-two amplifier for Analogue-To-Digital Converter. The specification of the operational amplifier is 40dB of gain, and 1MHz cut-off frequency. Silterra 0.13um process technology is used in this work. The amplifier topology used in this research is Fo...
Saved in:
主要作者: | Teng , Jin Chung |
---|---|
格式: | Thesis |
語言: | English |
出版: |
2014
|
主題: | |
在線閱讀: | http://eprints.usm.my/41078/1/TENG_JIN_CHUNG_24_Pages.pdf |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
8 Bit Cmos Hybrid Digital-To-Analog
Converter For Bluetooth Low Energy
Application
由: Rosli, Alia
出版: (2019) -
Fingerprint Template Protection With Minutiae Based Bit String
由: Jin, Zhe
出版: (2011) -
High Speed Nyquist Analog To Digital Converter In CMOS
由: Seemi, Shazia
出版: (2006) -
A Study And Development Of Digital Control Technique For Power Factor Correction Using Pre-Calculated Algorithm With A Low Cost 8-Bit Microcontroller
由: Liau , Wei Chun
出版: (2013) -
Performance Analysis Of Different Hash Functions Using Bloom Filter For Network Intrusion Detection Systems In 32-Bit And 64-Bit Computer Operation Mode.
由: Tan , Beng Ghee
出版: (2016)