Post-Silicon General Bus Function Model Modelling Approach Using C Code For Test Scheme Reuse And Sharing
Short product life cycle of a semiconductor IC is crucial for a company to gain better market share. But current validation process has become one of the bottleneck in semiconductor IC development process, where enhancement in this area can reduce the product lead time to market. There is a gap betw...
Saved in:
Main Author: | Chang , Ling Kwai |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | http://eprints.usm.my/41146/1/CHANG_LING_KWAI_24_Pages.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Development Of Simple I3c Controller Bus Functional Modeling For Internal Test Card Verification
by: Puan , Chia Kian
Published: (2016) -
Applicability Of Analytical Model For Modeling Silicon And Silicon Carbide MOS Transistors
by: Lock, Choon Hou
Published: (2006) -
Gait Recognition Using Deep Convolutional Features And Hash Coding
by: Pa, Pa Min
Published: (2020) -
Effect Of Temperature And Electric Field On Polysilicon Gettering Of Copper Impurities In Silicon Wafer
by: Choong, Chwee Lin
Published: (2006) -
Electric-field enhanced diffusion and polysilicon gettering of copper and iron in silicon wafer
by: Koh, Song Foo
Published: (2014)