Reduced Galloping Column Algorithm For Memory Testing
Memory testing is significantly important nowadays especially in SOC’s design, due to their rapid growth in the memory density and design complexity in smaller chip area and low power design. Thus, test time in memory testing is a key challenge to accelerate time to market, high yield and low test...
Saved in:
Main Author: | Ngieng , Siew Ching |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://eprints.usm.my/41214/1/Ngieng_Siew_Ching__24_Pages.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Implementation Of Write Assist Technique On Low Voltage Distributed Memory
by: Chan, Gaik Ming
Published: (2016) -
Design of Power Efficient 32-kilobit Memory Compiler for Variability Tolerance
by: Saadatzi, Mohammadsadegh
Published: (2015) -
A Case Study On Business Strategy Formulation For An Industrial Semiconductor's Memory Divisions
by: Keong, Bun Hin
Published: (2005) -
Development Of An Automated Compilation Test System For Embedded System Testing
by: Ooi , Jun Hwan
Published: (2016) -
Algorithms for localisation of crosstalk attacks in AllOptical Network
by: Siew, Hong Wei
Published: (2013)