Prelayout Design Of Configurable Serdes For High Speed Signaling In Multidie Interconnect
As the process technology advances, transistor size shrinks and more intellectual properties (IPs) are integrated onto chip. In order to accommodate the current complex functionalities as well as improving the performance of design, integrated circuit (IC) architecture has encouraged the integration...
Saved in:
Main Author: | Chiew , Chong Giap |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2016
|
Subjects: | |
Online Access: | http://eprints.usm.my/41312/1/CHIEW_CHONG_GIAP_24_Pages.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
20-Gbps High-Speed Converged I/O Loop Back Test Design Methodology For Signal Integrity
Enhancement
by: Shanmugam, Ragubalan
Published: (2015) -
Optimal modeling fill guide for improved interconnect performance
by: Yeo, Joel Yee Kiat
Published: (2012) -
Analysis And Design Of Coplanar Waveguide For High-Speed Pulse Propagation On Printed Circuit Board
by: Abdullah, Mohd Muhaiyiddin
Published: (2007) -
Characterization Of Fiber Weave Effect On High Speed Pcbs
by: Ong , Yee Lun
Published: (2015) -
High Speed Nyquist Analog To Digital Converter In CMOS
by: Seemi, Shazia
Published: (2006)