Hybrid Diagnosis Model To Determine Fault Isolation For Scan Chain Failure Analysis On 22nm Fabrication Process
With the rapid growth of Very Large Scale Integration (VLSI) in complex designs, there is high demand for Design for Testability (DFT). Vast study has proven that Scan based testing is achieving good test coverage with lower cost and smaller die area and is widely used in the industry. Scan chain fa...
Saved in:
主要作者: | Victor Paulraj, Eric Paulraj |
---|---|
格式: | Thesis |
语言: | English |
出版: |
2016
|
主题: | |
在线阅读: | http://eprints.usm.my/41314/1/Eric_Paulraj_AL_Victor_Paulraj_24_Pages.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Fault Diagnosis On Vlsi Adder Circuits Using Artificial Neural Network
由: Pui , Min San
出版: (2015) -
Evaluation Of 28nm 10 Bit Adc Using Ramp And Sinusoidal Histogram Methodologies
由: Wan Ismail, Wan Mohd Fahmi
出版: (2015) -
Technique Of Pvt Analysis On Sd Controller Timing Validation For 28nm Soc Fpga
由: Yusni, Nur Amalina Aiza
出版: (2015) -
Fabrication of hybrid zno/tips-pentacene organic based diode using spray coating technique
由: Dzul Fahmi Mohd Husin Seria
出版: (2019) -
Design Of Fpga Address Register In 28nm Process Technology Based On Standard Cell Based Approach
由: Chew , Ming Choo
出版: (2013)