Technique Of Pvt Analysis On Sd Controller Timing Validation For 28nm Soc Fpga
SoC is a system on chip that consists of memory, processor and peripherals. Inside SoC there are many IP blocks such as secure digital (SD) controller block. As time fly, SoC has increase their demand in the industries. SD was widely used as the data store since it is compatible and have a large cap...
Saved in:
主要作者: | Yusni, Nur Amalina Aiza |
---|---|
格式: | Thesis |
语言: | English |
出版: |
2015
|
主题: | |
在线阅读: | http://eprints.usm.my/41498/1/NUR_AMALINA_AIZA_BINTI_YUSNI_24_Pages.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Design Of Fpga Address Register In 28nm Process Technology Based On Standard Cell Based Approach
由: Chew , Ming Choo
出版: (2013) -
Evaluation Of 28nm 10 Bit Adc Using Ramp And Sinusoidal Histogram Methodologies
由: Wan Ismail, Wan Mohd Fahmi
出版: (2015) -
Method For Validating The Integrity Of Clock Network Signal In Fpga Device
由: Bakar, Maya Abu
出版: (2015) -
Timing performance enhance for routing channel in 28NM FPGA chip
由: Kin , Si Kee
出版: (2013) -
Development Of QRS Detection Algoritm For FPGA Implementation
由: Ong, Seng Hooi
出版: (2003)