Development And Implementation Of A New Technique For Bert (Bit Error Rate Tester) Using SDR Platform
Hardware/Software (HW/SW) co-design approaches become prospective choice due to its real time operation since these solutions are so flexible that cover extensive complicated systems and reduce time from design to market. Hybrid digital signal processors (DSPs), field programmable gate arrays (FPGAs...
Saved in:
Main Author: | Hamza, Ekhlas Kadhum |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2011
|
Subjects: | |
Online Access: | http://eprints.usm.my/43261/1/EKHLAS%20KADHUM%20HAMZA.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Development And Implementation Of Improved Coded OFDM System Using SDR Platform
by: Hamid, Hamood Shehab
Published: (2010) -
The use of convolutional coding to reduce bit error rate in CDMA
by: Mohamad Noor, Norhayati
Published: (2001) -
Design and construction of GMSK bit error rate measurement system for PCN applications
by: Syed Yusof, Sharifah Kamilah
Published: (1994) -
Bit error rate performance analysis for next generation mobile communication systems
by: Ahmed, Alaaeldin Bashir
Published: (2008) -
Interference Suppresion For UWB Receivers Using Adaptive Minimum BIT Error Rate Equalizer
by: Chin, Chung Gwo
Published: (2009)