Automated Placement Of A Transistor Pair For Analogue
The performances of analogue circuits are affected by surrounding parameters such as levels of noise, thermal gradients of a circuit, and parasitic effects from both resistive and capacitive part. As there are no effective approaches to handle these analogue constraints as mentioned above, the focus...
Saved in:
主要作者: | Balakrishnan, Saravanan |
---|---|
格式: | Thesis |
語言: | English |
出版: |
2012
|
主題: | |
在線閱讀: | http://eprints.usm.my/43926/1/Saravanan%20Balakrishnan24.pdf |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
CAD Automation Module Based On Cell Moving Algorithm For Incremental Placement Timing Optimization
由: Kan, Mei War
出版: (2012) -
Analytical Modelling Of Breakdown
Effect In Graphene Nanoribbon Field
Effect Transistor
由: Mahdiar, Hosseinghadiry
出版: (2014) -
Design And Characterization Of Silicon Nanowire Transistor And Logic Nanowire Inverter Circuits
由: Naif, Yasir Hashim
出版: (2013) -
A 14-Bit Pseudo-Differential Current-Source Resistor-String Hybrid Digital-To-Analogue (DAC) Converter With Low Power Consumption
由: Chang, Hui Yi
出版: (2017) -
A 12-bit pseudo-differential current-source resistor-string hybrid digital-to-analogue converter with low pass rc filter.
由: Radin Salamat , Afiqah
出版: (2017)