Design And Characterization Of Silicon Nanowire Transistor And Logic Nanowire Inverter Circuits
The most important limitation in planer MOSFETs is current leakage between the source and the drain at the off-state (IOFF), which presents a critical problem in securing circuit reliability. To mitigate this problem, there are new types of transistors with a 3D structure, including silicon na...
Saved in:
主要作者: | Naif, Yasir Hashim |
---|---|
格式: | Thesis |
语言: | English |
出版: |
2013
|
主题: | |
在线阅读: | http://eprints.usm.my/45223/1/Yasir%20Hashim%20Naif24.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Arithmetic logic unit design for silicon nanowire field-effect transistors logic
由: Mohd. Munir Zahari, Nor Hafizah
出版: (2015) -
Silicon nanowire field-effect transistor (SiNWFET) and its circuit level performance
由: Bahador, Siti Norazlin
出版: (2014) -
P-type silicon nanowire transistor modeling and simulation
由: Fallahpour, Amir Hossein
出版: (2009) -
Electrical and temperature characterisation of silicon and germanium nanowire transistors based on channel dimensions
由: Hani Taha, Abd Assamad Al Ariqi
出版: (2020) -
Optimization of n-channel silicon nanowire field effect transistor using Taguchi method
由: Wahab, Nurul Eryana
出版: (2018)