Analysis Of Plastic Encapsulation Process In 3D IC Package With Through-Silicon Via (Tsv) Technology
Through-silicon via (TSV) technology has been an emerging technology to 3D heterogeneous system integration through vertical interconnection. This promising technology enables smaller footprints, reduced signal delay, shorter interconnections, lower power consumption and higher integration densit...
Saved in:
Main Author: | Ong, Ern Seang |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | http://eprints.usm.my/61078/1/24%20Pages%20from%20Pages%20from%2000001780128.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Lna Ic Design For Cognitive Radio Implementation
by: Cheong , Chee Han
Published: (2013) -
Modeling Of Vertical Side Chip Interconnect Technology For 3-Dimensional Packaging
by: Tan , Ai Heong
Published: (2015) -
Hygrothermally-induced delamination and cracking in plastic IC packages /
by: Lin, Tingyu
Published: (1999) -
A numerical study of fracture in plastic IC packages /
by: Xiong, Zhengpeng
Published: (2000) -
Delamination propagation in plastic IC packages during solder reflow /
by: Ma, Yiyi
Published: (1999)