14-BIT CMOS hybrid differential DAC for high-resolution sar ADC using VLSI implementation

The advent of highly integrated electronic devices with digitalised architectures have paved the way for the innovation of numerous analogue-to-digital converter (ADC) iterations, such as the successive-approximation-register (SAR) analogue-to-digital converters which benefit from the downscaling in...

Full description

Saved in:

Bibliographic Details
Main Author:	Khoo, Matthew Kah Wen
Format:	Thesis
Language:	English English English
Published:	2022
Subjects:	TK Electrical engineering Electronics Nuclear engineering
Online Access:	http://eprints.uthm.edu.my/10965/4/24p%20MATTHEW%20KHOO%20KAH%20WEN.pdf http://eprints.uthm.edu.my/10965/2/MATTHEW%20KHOO%20KAH%20WEN%20COPYRIGHT%20DECLARATION.pdf http://eprints.uthm.edu.my/10965/3/MATTHEW%20KHOO%20KAH%20WEN%20WATERMARK.pdf
Tags:	Add Tag No Tags, Be the first to tag this record!

id	my-uthm-ep.10965
record_format	uketd_dc
spelling	my-uthm-ep.109652024-05-15T07:18:45Z 14-BIT CMOS hybrid differential DAC for high-resolution sar ADC using VLSI implementation 2022-11 Khoo, Matthew Kah Wen TK Electrical engineering. Electronics Nuclear engineering The advent of highly integrated electronic devices with digitalised architectures have paved the way for the innovation of numerous analogue-to-digital converter (ADC) iterations, such as the successive-approximation-register (SAR) analogue-to-digital converters which benefit from the downscaling in complementary metal-oxide-semiconductor (CMOS) technology. In this project, emphasis was placed on the design and optimisation of the digital-to-analogue converter (DAC), as it poses an important block of the SAR ADC circuit. Research on previous DAC architectures have exposed several performance limitations in their designs which include low resolution levels, high power consumptions, as well as large differential non-linearity (DNL) errors that come as a result of poor conversion linearity. Therefore, the 14-bit DAC proposed in this project aims to bridge the research gap through the implementation of a differential hybrid design that has the objectives of achieving high resolution, optimum conversion linearity and low power consumption. The proposed circuit is comprised of two separate single-ended DACs that are designed and simulated in the Cadence Virtuoso software using the Silterra 0.18 μm CMOS process with a 2.1V voltage supply. Each of these single-ended blocks utilised a segmented 10-bit resistor DAC (RDAC) and a 4-bit binary-weighted capacitor DAC (CDAC) to formulate the 14-bit hybrid architecture. Switching procedures were also applied to the sub-DAC circuits to ensure a low-power design was established. Detailed transient simulations implemented at the schematic and post-layout levels indicated that the DAC performed the required conversions at a 14-bit precision and maximum conversion frequency of 2.5 MS/s with peak DNL errors of –0.1612 and –0.8272, respectively. The circuit acquired peak power consumption and Signal-to-Noise Ratio (SNR) of 0.1496 mW and 68.94 dB respectively for the standard voltage supply of 2.1 V. Generally, the optimised circuit is capable of carrying out digital-to-analogue conversions at a 14-bit resolution level with low power consumption and DNL errors, thus verifying the high-performance levels of the proposed DAC 2022-11 Thesis http://eprints.uthm.edu.my/10965/ http://eprints.uthm.edu.my/10965/4/24p%20MATTHEW%20KHOO%20KAH%20WEN.pdf text en public http://eprints.uthm.edu.my/10965/2/MATTHEW%20KHOO%20KAH%20WEN%20COPYRIGHT%20DECLARATION.pdf text en staffonly http://eprints.uthm.edu.my/10965/3/MATTHEW%20KHOO%20KAH%20WEN%20WATERMARK.pdf text en validuser mphil masters Universiti Tun Hussein Onn Malaysia Fakulti Kejuruteraan Elektrik dan Elektronik
institution	Universiti Tun Hussein Onn Malaysia
collection	UTHM Institutional Repository
language	English English English
topic	TK Electrical engineering Electronics Nuclear engineering
spellingShingle	TK Electrical engineering Electronics Nuclear engineering Khoo, Matthew Kah Wen 14-BIT CMOS hybrid differential DAC for high-resolution sar ADC using VLSI implementation
description	The advent of highly integrated electronic devices with digitalised architectures have paved the way for the innovation of numerous analogue-to-digital converter (ADC) iterations, such as the successive-approximation-register (SAR) analogue-to-digital converters which benefit from the downscaling in complementary metal-oxide-semiconductor (CMOS) technology. In this project, emphasis was placed on the design and optimisation of the digital-to-analogue converter (DAC), as it poses an important block of the SAR ADC circuit. Research on previous DAC architectures have exposed several performance limitations in their designs which include low resolution levels, high power consumptions, as well as large differential non-linearity (DNL) errors that come as a result of poor conversion linearity. Therefore, the 14-bit DAC proposed in this project aims to bridge the research gap through the implementation of a differential hybrid design that has the objectives of achieving high resolution, optimum conversion linearity and low power consumption. The proposed circuit is comprised of two separate single-ended DACs that are designed and simulated in the Cadence Virtuoso software using the Silterra 0.18 μm CMOS process with a 2.1V voltage supply. Each of these single-ended blocks utilised a segmented 10-bit resistor DAC (RDAC) and a 4-bit binary-weighted capacitor DAC (CDAC) to formulate the 14-bit hybrid architecture. Switching procedures were also applied to the sub-DAC circuits to ensure a low-power design was established. Detailed transient simulations implemented at the schematic and post-layout levels indicated that the DAC performed the required conversions at a 14-bit precision and maximum conversion frequency of 2.5 MS/s with peak DNL errors of –0.1612 and –0.8272, respectively. The circuit acquired peak power consumption and Signal-to-Noise Ratio (SNR) of 0.1496 mW and 68.94 dB respectively for the standard voltage supply of 2.1 V. Generally, the optimised circuit is capable of carrying out digital-to-analogue conversions at a 14-bit resolution level with low power consumption and DNL errors, thus verifying the high-performance levels of the proposed DAC
format	Thesis
qualification_name	Master of Philosophy (M.Phil.)
qualification_level	Master's degree
author	Khoo, Matthew Kah Wen
author_facet	Khoo, Matthew Kah Wen
author_sort	Khoo, Matthew Kah Wen
title	14-BIT CMOS hybrid differential DAC for high-resolution sar ADC using VLSI implementation
title_short	14-BIT CMOS hybrid differential DAC for high-resolution sar ADC using VLSI implementation
title_full	14-BIT CMOS hybrid differential DAC for high-resolution sar ADC using VLSI implementation
title_fullStr	14-BIT CMOS hybrid differential DAC for high-resolution sar ADC using VLSI implementation
title_full_unstemmed	14-BIT CMOS hybrid differential DAC for high-resolution sar ADC using VLSI implementation
title_sort	14-bit cmos hybrid differential dac for high-resolution sar adc using vlsi implementation
granting_institution	Universiti Tun Hussein Onn Malaysia
granting_department	Fakulti Kejuruteraan Elektrik dan Elektronik
publishDate	2022
url	http://eprints.uthm.edu.my/10965/4/24p%20MATTHEW%20KHOO%20KAH%20WEN.pdf http://eprints.uthm.edu.my/10965/2/MATTHEW%20KHOO%20KAH%20WEN%20COPYRIGHT%20DECLARATION.pdf http://eprints.uthm.edu.my/10965/3/MATTHEW%20KHOO%20KAH%20WEN%20WATERMARK.pdf
_version_	1804890126620295168

14-BIT CMOS hybrid differential DAC for high-resolution sar ADC using VLSI implementation

Similar Items