14-BIT CMOS hybrid differential DAC for high-resolution sar ADC using VLSI implementation
The advent of highly integrated electronic devices with digitalised architectures have paved the way for the innovation of numerous analogue-to-digital converter (ADC) iterations, such as the successive-approximation-register (SAR) analogue-to-digital converters which benefit from the downscaling in...
Saved in:
Main Author: | Khoo, Matthew Kah Wen |
---|---|
Format: | Thesis |
Language: | English English English |
Published: |
2022
|
Subjects: | |
Online Access: | http://eprints.uthm.edu.my/10965/4/24p%20MATTHEW%20KHOO%20KAH%20WEN.pdf http://eprints.uthm.edu.my/10965/2/MATTHEW%20KHOO%20KAH%20WEN%20COPYRIGHT%20DECLARATION.pdf http://eprints.uthm.edu.my/10965/3/MATTHEW%20KHOO%20KAH%20WEN%20WATERMARK.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A 14-Bit Pseudo-Differential Current-Source Resistor-String Hybrid Digital-To-Analogue (DAC) Converter With Low Power Consumption
by: Chang, Hui Yi
Published: (2017) -
A 1.8v 10-Bit 100ms/S Fully Differential Pipelined Adc In Cmos 0.18um Process Technology
by: Khoo , Boon Hee
Published: (2017) -
Analysis and study of powerefficient sar adc for active rfid sensor
by: Ahmad Azzreen, Dalawi
Published: (2021) -
The design of calibration circuit for analog-to-digital converter (ADC).
by: S. Mohideen Ali , Mohammad Ariff
Published: (2016) -
Evaluation Of 28nm 10 Bit Adc Using Ramp And Sinusoidal Histogram Methodologies
by: Wan Ismail, Wan Mohd Fahmi
Published: (2015)