A low power and fast CMOS arithmetic logic unit

This thesis presents the design of a low power and fast Complimentary Metal-Oxide- Semiconductor (CMOS) Arithmetic Logic Unit (ALU). ALU is one of the most important parts of a digital computer which is designed to do the arithmetic and logic operations, including bit shifting operation that need...

Full description

Saved in:

Bibliographic Details
Main Author:	Zulkifli, Nur Umaira
Format:	Thesis
Language:	English English English
Published:	2015
Subjects:	TK7800-8360 Electronics
Online Access:	http://eprints.uthm.edu.my/1408/2/NUR%20UMAIRA%20%20ZULKIFLI%20COPYRIGHT%20DECLARATION.pdf http://eprints.uthm.edu.my/1408/1/24p%20NUR%20UMAIRA%20%20ZULKIFLI.pdf http://eprints.uthm.edu.my/1408/3/NUR%20UMAIRA%20%20ZULKIFLI%20WATERMARK.pdf
Tags:	Add Tag No Tags, Be the first to tag this record!

id	my-uthm-ep.1408
record_format	uketd_dc
spelling	my-uthm-ep.14082021-10-03T06:45:51Z A low power and fast CMOS arithmetic logic unit 2015-07 Zulkifli, Nur Umaira TK7800-8360 Electronics This thesis presents the design of a low power and fast Complimentary Metal-Oxide- Semiconductor (CMOS) Arithmetic Logic Unit (ALU). ALU is one of the most important parts of a digital computer which is designed to do the arithmetic and logic operations, including bit shifting operation that need to be done for almost any data that is being processed by the central processing unit (CPU). For most applications of all digital circuits, the two important attributes are maximizing speed and minimizing power consumption. The overall performance of the system will depend on the speed of the different modules used in the design. To achieve the desired outcome, the proposed ALU is designed using pass transistor logic (PTL) based multiplexers and 8 transistors (8T) full adder. Tanner EDA V13 with CMOS technology of 0.25μm is used to design and analyze the circuit. Less number of transistors used will result in small design space area thus reducing the power consumption. The result is being analyzed by different values of supply voltage applied to the circuit which ranging from 5V to 1V. The results obtained shows that the minimum power consumption is for Vdd equal to 1V with 0.533μW. The speed of the circuit is being measured through the propagation delay of the ALU. The result shows the propagation delay for 1V power supply is 3.65μs. 2015-07 Thesis http://eprints.uthm.edu.my/1408/ http://eprints.uthm.edu.my/1408/2/NUR%20UMAIRA%20%20ZULKIFLI%20COPYRIGHT%20DECLARATION.pdf text en staffonly http://eprints.uthm.edu.my/1408/1/24p%20NUR%20UMAIRA%20%20ZULKIFLI.pdf text en public http://eprints.uthm.edu.my/1408/3/NUR%20UMAIRA%20%20ZULKIFLI%20WATERMARK.pdf text en validuser mphil masters Universiti Tun Hussein Onn Malaysia Faculty of Electrical and Electronic Engineering
institution	Universiti Tun Hussein Onn Malaysia
collection	UTHM Institutional Repository
language	English English English
topic	TK7800-8360 Electronics
spellingShingle	TK7800-8360 Electronics Zulkifli, Nur Umaira A low power and fast CMOS arithmetic logic unit
description	This thesis presents the design of a low power and fast Complimentary Metal-Oxide- Semiconductor (CMOS) Arithmetic Logic Unit (ALU). ALU is one of the most important parts of a digital computer which is designed to do the arithmetic and logic operations, including bit shifting operation that need to be done for almost any data that is being processed by the central processing unit (CPU). For most applications of all digital circuits, the two important attributes are maximizing speed and minimizing power consumption. The overall performance of the system will depend on the speed of the different modules used in the design. To achieve the desired outcome, the proposed ALU is designed using pass transistor logic (PTL) based multiplexers and 8 transistors (8T) full adder. Tanner EDA V13 with CMOS technology of 0.25μm is used to design and analyze the circuit. Less number of transistors used will result in small design space area thus reducing the power consumption. The result is being analyzed by different values of supply voltage applied to the circuit which ranging from 5V to 1V. The results obtained shows that the minimum power consumption is for Vdd equal to 1V with 0.533μW. The speed of the circuit is being measured through the propagation delay of the ALU. The result shows the propagation delay for 1V power supply is 3.65μs.
format	Thesis
qualification_name	Master of Philosophy (M.Phil.)
qualification_level	Master's degree
author	Zulkifli, Nur Umaira
author_facet	Zulkifli, Nur Umaira
author_sort	Zulkifli, Nur Umaira
title	A low power and fast CMOS arithmetic logic unit
title_short	A low power and fast CMOS arithmetic logic unit
title_full	A low power and fast CMOS arithmetic logic unit
title_fullStr	A low power and fast CMOS arithmetic logic unit
title_full_unstemmed	A low power and fast CMOS arithmetic logic unit
title_sort	low power and fast cmos arithmetic logic unit
granting_institution	Universiti Tun Hussein Onn Malaysia
granting_department	Faculty of Electrical and Electronic Engineering
publishDate	2015
url	http://eprints.uthm.edu.my/1408/2/NUR%20UMAIRA%20%20ZULKIFLI%20COPYRIGHT%20DECLARATION.pdf http://eprints.uthm.edu.my/1408/1/24p%20NUR%20UMAIRA%20%20ZULKIFLI.pdf http://eprints.uthm.edu.my/1408/3/NUR%20UMAIRA%20%20ZULKIFLI%20WATERMARK.pdf
_version_	1747830782720737280

A low power and fast CMOS arithmetic logic unit

Similar Items