A low power and fast CMOS arithmetic logic unit
This thesis presents the design of a low power and fast Complimentary Metal-Oxide- Semiconductor (CMOS) Arithmetic Logic Unit (ALU). ALU is one of the most important parts of a digital computer which is designed to do the arithmetic and logic operations, including bit shifting operation that need...
Saved in:
主要作者: | Zulkifli, Nur Umaira |
---|---|
格式: | Thesis |
語言: | English English English |
出版: |
2015
|
主題: | |
在線閱讀: | http://eprints.uthm.edu.my/1408/2/NUR%20UMAIRA%20%20ZULKIFLI%20COPYRIGHT%20DECLARATION.pdf http://eprints.uthm.edu.my/1408/1/24p%20NUR%20UMAIRA%20%20ZULKIFLI.pdf http://eprints.uthm.edu.my/1408/3/NUR%20UMAIRA%20%20ZULKIFLI%20WATERMARK.pdf |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
VLSI Design Of A Bit Serial Arithmetic Logic Unit
由: Lee, Tiong Kiat
出版: (2003) -
Design of 32-Bit Arithmetic Logic Unit Using Shannon Theorem Based Adder Approach
由: C., Senthilpari
出版: (2009) -
Design Of CMOS Power Amplifier For Ultra-Wideband (UWB) Transmitter
由: Mohd Hassan, Siti Maisurah
出版: (2008) -
Design And Simulation Of Cmos Based Low Voltage Bandgap Reference Circuitry
由: Tan , Chin Ling
出版: (2016) -
Fast-Lock Low -Jitter Delay Locked Loop
由: Soh, Lip Kai
出版: (2007)