Design of low power high speed digital vedic multiplier using 13T hybrid full adder
The increment of demand for battery operated portable devices has laid emphasis on the development of low power multiplier and high performance systems. Multiplier is omnipresent in most common circuits; and adders act as the main block for the multiplier to operate. Performance of full adder had di...
Saved in:
Main Author: | Lee, Shing Jie |
---|---|
Format: | Thesis |
Language: | English English English |
Published: |
2018
|
Subjects: | |
Online Access: | http://eprints.uthm.edu.my/428/1/24p%20LEE%20SHING%20JEE.pdf http://eprints.uthm.edu.my/428/2/LEE%20SHING%20JIE%20COPYRIGHT%20DECLARATION.pdf http://eprints.uthm.edu.my/428/3/LEE%20SHING%20JIE%20WATERMARK.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design and Implementation of Low Power and High Performance 4 Bit Carry Lookahead Full Adder Using Finfet Technology
by: Lim, Nguk Jie
Published: (2015) -
Design Of Power Efficient Pass Transistor Logic Based Full Adder Circut For Digital Finite Impluse Response Filter
by: Subramaniam, Shahmini
Published: (2019) -
Design of low-power multiplexer-based adders for digital infinite impulse response filter
by: Murthy, G. Ramana
Published: (2012) -
Design of High-Speed Multiplier with Optimised Builtinself-Test
by: Wan Hasan, Wan Zuha
Published: (2000) -
Integrated circuit design of a multiplier-accumulator for convolutional neural network based on carry-save adder architecture
by: Lee, Mei Xiang
Published: (2022)