Development of D-Statcom in hardware in the loop system for voltage SAG mitigation
The problem of power quality (PQ) is of utmost concern today. The widespread use of electronic equipment such as adjustable speed drive (ASD), programmable logic controller (PLC), information technology equipment in power electronics applications such as energy-efficient lighting brings about a c...
Saved in:
Main Author: | Mohammed, Amjad Muneim |
---|---|
Format: | Thesis |
Language: | English English English |
Published: |
2019
|
Subjects: | |
Online Access: | http://eprints.uthm.edu.my/459/1/24p%20AMJAD%20MUNEIM%20MOHAMMED.pdf http://eprints.uthm.edu.my/459/2/AMJAD%20MUNEIM%20MOHAMMED%20COPYRIGHT%20DECLARATION.pdf http://eprints.uthm.edu.my/459/3/AMJAD%20MUNEIM%20MOHAMMED%20WATERMARK.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Simulation of linear feedback control of D-STATCOM for voltage sag mitigation
by: Zulkifli, Shamsul Aizam
Published: (2005) -
Development of D-STATCOM for voltage SAG mitigation
by: Masdi, Hendri
Published: (2011) -
Study on 6, 12 and 24 pulses D-STATCOM for voltage SAG mitigation
by: Mohmad Akil, Mohamad Amirul
Published: (2020) -
Dual-band microstrip loop antenna for wireless application
by: Ali Saad, Ahmad Mabrook
Published: (2013) -
Fast-Lock Low -Jitter Delay Locked Loop
by: Soh, Lip Kai
Published: (2007)