FPGA prototyping of universal asynchronous receiver-transmitter (UART) using altera VHDL implementation
External devices such as modems and other computers need to communicate serially. In order to provide this communication, a universal asynchronous receiver-transmitter (UART) can provide an asynchronous serial data communication with I/O outputs devices such as keyboard, mouse or keypad. It can tran...
محفوظ في:
| المؤلف الرئيسي: | |
|---|---|
| التنسيق: | أطروحة |
| اللغة: | English English English |
| منشور في: |
2005
|
| الموضوعات: | |
| الوصول للمادة أونلاين: | http://eprints.uthm.edu.my/6841/1/24p%20NABIHAH%20%40%20NORNABIHAH%20AHMAD.pdf http://eprints.uthm.edu.my/6841/2/NABIHAH%20%40%20NORNABIHAH%20AHMAD%20COPYRIGHT%20DECLARATION.pdf http://eprints.uthm.edu.my/6841/3/NABIHAH%20%40%20NORNABIHAH%20AHMAD%20WATERMARK.pdf |
| الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|
| id |
my-uthm-ep.6841 |
|---|---|
| record_format |
uketd_dc |
| spelling |
my-uthm-ep.68412022-03-28T01:31:16Z FPGA prototyping of universal asynchronous receiver-transmitter (UART) using altera VHDL implementation 2005-11 Ahmad, Nabihah @ Nornabihah TK7800-8360 Electronics External devices such as modems and other computers need to communicate serially. In order to provide this communication, a universal asynchronous receiver-transmitter (UART) can provide an asynchronous serial data communication with I/O outputs devices such as keyboard, mouse or keypad. It can transmit serial data on over it’s transmit line (TxD) and receive serial data over it’s receive line (RxD). This project describes a universal asynchronous receiver-transmitter (UART) design. It is design from Very High Speed Integrated Circuit Hardware Description Language (VHDL) description, and then to Field Programmable Gate Array (FPGA) implementation. VHDL is used to provide a simple way of design entry through behavioral description. This project covers VHDL integration issue involved in the flow from high-level description to a fully simulated and synthesized. FPGA University Program Educational Board (UP2) is used to achieve fast prototype build and logic circuit verification. Then analysis the features of other existing UART technology design. 2005-11 Thesis http://eprints.uthm.edu.my/6841/ http://eprints.uthm.edu.my/6841/1/24p%20NABIHAH%20%40%20NORNABIHAH%20AHMAD.pdf text en public http://eprints.uthm.edu.my/6841/2/NABIHAH%20%40%20NORNABIHAH%20AHMAD%20COPYRIGHT%20DECLARATION.pdf text en staffonly http://eprints.uthm.edu.my/6841/3/NABIHAH%20%40%20NORNABIHAH%20AHMAD%20WATERMARK.pdf text en validuser mphil masters Kolej Universiti Tun Hussein Onn Malaysia Fakulti Kejuruteraan Elektrik dan Elektronik |
| institution |
Universiti Tun Hussein Onn Malaysia |
| collection |
UTHM Institutional Repository |
| language |
English English English |
| topic |
TK7800-8360 Electronics |
| spellingShingle |
TK7800-8360 Electronics Ahmad, Nabihah @ Nornabihah FPGA prototyping of universal asynchronous receiver-transmitter (UART) using altera VHDL implementation |
| description |
External devices such as modems and other computers need to communicate serially. In order to provide this communication, a universal asynchronous receiver-transmitter (UART) can provide an asynchronous serial data communication with I/O outputs devices such as keyboard, mouse or keypad. It can transmit serial data on over it’s transmit line (TxD) and receive serial data over it’s receive line (RxD). This project describes a universal asynchronous receiver-transmitter (UART) design. It is design from Very High Speed Integrated Circuit Hardware Description Language (VHDL) description, and then to Field Programmable Gate Array (FPGA) implementation. VHDL is used to provide a simple way of design entry through behavioral description. This project covers VHDL integration issue involved in the flow from high-level description to a fully simulated and synthesized. FPGA University Program Educational Board (UP2) is used to achieve fast prototype build and logic circuit verification. Then analysis the features of other existing UART technology design. |
| format |
Thesis |
| qualification_name |
Master of Philosophy (M.Phil.) |
| qualification_level |
Master's degree |
| author |
Ahmad, Nabihah @ Nornabihah |
| author_facet |
Ahmad, Nabihah @ Nornabihah |
| author_sort |
Ahmad, Nabihah @ Nornabihah |
| title |
FPGA prototyping of universal asynchronous receiver-transmitter (UART) using altera VHDL implementation |
| title_short |
FPGA prototyping of universal asynchronous receiver-transmitter (UART) using altera VHDL implementation |
| title_full |
FPGA prototyping of universal asynchronous receiver-transmitter (UART) using altera VHDL implementation |
| title_fullStr |
FPGA prototyping of universal asynchronous receiver-transmitter (UART) using altera VHDL implementation |
| title_full_unstemmed |
FPGA prototyping of universal asynchronous receiver-transmitter (UART) using altera VHDL implementation |
| title_sort |
fpga prototyping of universal asynchronous receiver-transmitter (uart) using altera vhdl implementation |
| granting_institution |
Kolej Universiti Tun Hussein Onn Malaysia |
| granting_department |
Fakulti Kejuruteraan Elektrik dan Elektronik |
| publishDate |
2005 |
| url |
http://eprints.uthm.edu.my/6841/1/24p%20NABIHAH%20%40%20NORNABIHAH%20AHMAD.pdf http://eprints.uthm.edu.my/6841/2/NABIHAH%20%40%20NORNABIHAH%20AHMAD%20COPYRIGHT%20DECLARATION.pdf http://eprints.uthm.edu.my/6841/3/NABIHAH%20%40%20NORNABIHAH%20AHMAD%20WATERMARK.pdf |
| _version_ |
1747831093351940096 |