Fabrikasi dan pencirian teknologi 0.13 um nMOS
Objektif projek ini adalah melakukan rekabentuk dan simulasi sebuah transistor nMOS dengan saiz salur 0.13 11m. Dengan melaksanakan peraturan penskalaan, transistor nMOS 0.13 11m direkabentuk daripada resipi transistor CMOS 0.18 11m yang telah direkabentuk dan disimulasikan sebelum ini dengan...
Saved in:
Main Author: | Ahmad, Afandi |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2003
|
Subjects: | |
Online Access: | http://eprints.uthm.edu.my/7600/1/24p%20AFANDI%20AHMAD.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Simulation, fabrication and characterization of NMOS transistor
by: Rifai, Damhuji
Published: (2006) -
Simulation, fabrication and characterization of NMOS transistor
by: Rifai, Damhuji
Published: (2006) -
Mask design, fabrication and test NMOS transistor
by: Sahdan, Mohd Zainizan
Published: (2004) -
A 0.13-μm Cmos Reconfigurable Power Constrained Simultaneous Noise And Input Matching (Pcsnim) Low Noise Amplifier (Lna) For Multi-Standard 0.9, 1.8 And 2.1 Ghz Mobile Application
by: Hashim, Awatif
Published: (2016) -
Development Of Inductively-Degenerated LNA For W-CDMA Application Utilizing 0.18 Um RFCMOS Technology
by: Mohd. Noh, Norlaili
Published: (2009)