Experimental and simulation approaches for improving integrated circuit impedance characterisation under electrostatic discharge condition

This study was conducted to produce an accurate macro model of an Integrated Circuit (IC) by means of experiment, to be implemented for any application, both in time domain and frequency domain analysis. A probe is designed and optimised to measure a multipin IC with different pin distance. The mult...

Full description

Saved in:

Bibliographic Details
Main Author:	Ding, Lik Suong
Format:	Thesis
Language:	English English English
Published:	2021
Subjects:	TA Engineering (General) Civil engineering (General)
Online Access:	http://eprints.uthm.edu.my/8410/1/24p%20DING%20LIK%20SUONG.pdf http://eprints.uthm.edu.my/8410/2/DING%20LIK%20SUONG%20COPYRIGHT%20DECLARATION.pdf http://eprints.uthm.edu.my/8410/3/DING%20LIK%20SUONG%20WATERMARK.pdf
Tags:	Add Tag No Tags, Be the first to tag this record!

id	my-uthm-ep.8410
record_format	uketd_dc
spelling	my-uthm-ep.84102023-02-26T07:07:36Z Experimental and simulation approaches for improving integrated circuit impedance characterisation under electrostatic discharge condition 2021-09 Ding, Lik Suong TA Engineering (General). Civil engineering (General) This study was conducted to produce an accurate macro model of an Integrated Circuit (IC) by means of experiment, to be implemented for any application, both in time domain and frequency domain analysis. A probe is designed and optimised to measure a multipin IC with different pin distance. The multipin IC characteristic impedance was experimentally measured using two probes, where the measured combinations of S-Parameter are combined using a self-written software to produce a complete S-Parameter representation of the IC. The S-Parameter file is not suitable for time domain analysis, because vector fitting is required for each simulation. The S-Parameter file is then converted to macro model with controlled accuracy level. The macro model is also ensured its passivity and causality by using commercial macro modelling software (IdEM). The macro model has shown good correlation between time domain and frequency domain analysis. The macro model was then exported as a SPICE model, and was implemented on an Advanced Driver Assistance Systems (ADAS) printed circuit board (PCB). Co-simulation was then performed on the PCB and the results are compared with the measurement results of the fabricated PCB. The SPICE model used in this simulation has shown good resonant frequency correlation between 91 % to 99 %. Finally, the PCB along with the SPICE model was simulated with an Electrostatic Discharge (ESD) gun to observe the current distribution. This research has produced a practical and accurate method, to accurately model an IC as a SPICE model. The SPICE model will help many engineers to improve the accuracy of the virtual prototyping, hence reducing the product’s time to market. 2021-09 Thesis http://eprints.uthm.edu.my/8410/ http://eprints.uthm.edu.my/8410/1/24p%20DING%20LIK%20SUONG.pdf text en public http://eprints.uthm.edu.my/8410/2/DING%20LIK%20SUONG%20COPYRIGHT%20DECLARATION.pdf text en staffonly http://eprints.uthm.edu.my/8410/3/DING%20LIK%20SUONG%20WATERMARK.pdf text en validuser phd doctoral Universiti Tun Hussein Onn Malaysia Fakulti Kejuruteraan Elektrik dan Elektronik
institution	Universiti Tun Hussein Onn Malaysia
collection	UTHM Institutional Repository
language	English English English
topic	TA Engineering (General) Civil engineering (General)
spellingShingle	TA Engineering (General) Civil engineering (General) Ding, Lik Suong Experimental and simulation approaches for improving integrated circuit impedance characterisation under electrostatic discharge condition
description	This study was conducted to produce an accurate macro model of an Integrated Circuit (IC) by means of experiment, to be implemented for any application, both in time domain and frequency domain analysis. A probe is designed and optimised to measure a multipin IC with different pin distance. The multipin IC characteristic impedance was experimentally measured using two probes, where the measured combinations of S-Parameter are combined using a self-written software to produce a complete S-Parameter representation of the IC. The S-Parameter file is not suitable for time domain analysis, because vector fitting is required for each simulation. The S-Parameter file is then converted to macro model with controlled accuracy level. The macro model is also ensured its passivity and causality by using commercial macro modelling software (IdEM). The macro model has shown good correlation between time domain and frequency domain analysis. The macro model was then exported as a SPICE model, and was implemented on an Advanced Driver Assistance Systems (ADAS) printed circuit board (PCB). Co-simulation was then performed on the PCB and the results are compared with the measurement results of the fabricated PCB. The SPICE model used in this simulation has shown good resonant frequency correlation between 91 % to 99 %. Finally, the PCB along with the SPICE model was simulated with an Electrostatic Discharge (ESD) gun to observe the current distribution. This research has produced a practical and accurate method, to accurately model an IC as a SPICE model. The SPICE model will help many engineers to improve the accuracy of the virtual prototyping, hence reducing the product’s time to market.
format	Thesis
qualification_name	Doctor of Philosophy (PhD.)
qualification_level	Doctorate
author	Ding, Lik Suong
author_facet	Ding, Lik Suong
author_sort	Ding, Lik Suong
title	Experimental and simulation approaches for improving integrated circuit impedance characterisation under electrostatic discharge condition
title_short	Experimental and simulation approaches for improving integrated circuit impedance characterisation under electrostatic discharge condition
title_full	Experimental and simulation approaches for improving integrated circuit impedance characterisation under electrostatic discharge condition
title_fullStr	Experimental and simulation approaches for improving integrated circuit impedance characterisation under electrostatic discharge condition
title_full_unstemmed	Experimental and simulation approaches for improving integrated circuit impedance characterisation under electrostatic discharge condition
title_sort	experimental and simulation approaches for improving integrated circuit impedance characterisation under electrostatic discharge condition
granting_institution	Universiti Tun Hussein Onn Malaysia
granting_department	Fakulti Kejuruteraan Elektrik dan Elektronik
publishDate	2021
url	http://eprints.uthm.edu.my/8410/1/24p%20DING%20LIK%20SUONG.pdf http://eprints.uthm.edu.my/8410/2/DING%20LIK%20SUONG%20COPYRIGHT%20DECLARATION.pdf http://eprints.uthm.edu.my/8410/3/DING%20LIK%20SUONG%20WATERMARK.pdf
_version_	1776103339124064256

Experimental and simulation approaches for improving integrated circuit impedance characterisation under electrostatic discharge condition

Similar Items