Register-transfer-level Hardware Trojan classification boosted with gate-level features

Register-transfer-level Hardware Trojan classification boosted with gate-level features

Hardware Trojan (HT) is an alarming hardware security threat which has gained increased awareness over the last decade. Due to the emerging threat of HT, ensuring trustworthiness in an integrated circuit (IC) has become an important aspect to be considered during manufacturing. Hence, the design pro...

Saved in:

書目詳細資料
主要作者:	Choo, Hau Sim
格式:	Thesis
語言:	English
出版:	2022
主題:	TK Electrical engineering Electronics Nuclear engineering
在線閱讀:	http://eprints.utm.my/id/eprint/100343/1/ChooHauSimPMJIIT2022.pdf
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!

相似書籍

Register transfer level design of compression processor core using verilog hardware description language
由: Mohd. Sabri, Roslee
出版: (2007)

Design for testability method at register transfer level
由: Paraman, Norlina
出版: (2016)

Register Transfer Level Implementation Of Pooling - Based Feature Extraction For Finger Vein Identification
由: Mohamed Ali, Mohamed Hassan
出版: (2017)

Register-transfer level design of sum of absolute transformed difference for high efficiency video coding
由: Heh, Whit Ney
出版: (2018)

Software-based self-test with scan design at register transfer level for 16-bit RISC processor
由: Ang, Kim Chuan
出版: (2010)

Hardware-based genetic algorithm implementation in field programmable gate arrays
由: Balakrishnan, Sathivellu
出版: (2012)

Face detection hardware accelerator using C-based high-level synthesis
由: Yeap, Han Chien
出版: (2018)

Hardware implementation of coordinate rotation digital computer in field programmable gate array
由: Mohd. Sazali, Mohd. Ilyas Sobirin
出版: (2012)

Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array
由: Sirkunan, Jeevan
出版: (2015)

An embedded system for networking security applying cryptographic acceleration in field programmable gate array hardware
由: Paramasivam, Vishnu
出版: (2009)

Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller
由: Mohammed, Mohammed Isam Eldin Hassan
出版: (2020)

Development Of Efficient Multi-Level Discrete Wavelet Transform Hardware Architecture For Image Compression
由: Hasan Al-Jumail, Khamees Khalaf
出版: (2015)

Hardware-based biometric encryption implementation with Gauss-Jordan algorithm accelerator core in field programmable gate arrays
由: Liew, Tek Yee
出版: (2011)

An embedded cryptosystem implementing symmetric cipher and public-key crypto algorithms in hardware
由: Hau, Yuan Wen
出版: (2005)

Hardware/software co-design of two-stage smart arrhythmia classifier based on multi-processor field programmable gate array system-on-chip
由: Ooi, Tze Kian
出版: (2022)

Identification the bast algorithm and features for skype traffic classification
由: Obaid Bawaked, Khaled Mohammed
出版: (2013)

Classification of electroencephalography signal using statistical features and regression classifier
由: Sabri, Nurbaity
出版: (2014)

Hardware core of pipelined thinning algorithm
由: Noordin, Mohamad Amin
出版: (2015)

Principal component analysis hardware acceleration
由: Ng, Yee Wei
出版: (2020)

Implementation of reconfigurable viterbi decoders in hardware
由: Noor Batcha, Mohamed Farid
出版: (2010)

Development of an AC-DC boost power factor correction
由: Md Tahir, Zuraidi
出版: (2013)

Hardware acceleration of secure hash algorithm 3
由: Ng, Lai Boon
出版: (2020)

Hardware accelerator implementation of colour correction algorithm
由: Loh, Shu Ting
出版: (2020)

Hardware implementation using FPGA for barcode reader
由: Marzuki, Ade Syaheda Wani
出版: (2008)

A hardware architecture of prewitt edge detection
由: Seif, Aramesh
出版: (2009)

Single board computer based hardware-input
由: A. Hassan, Walid
出版: (2009)

Enhanced configurable 2-d linear feedback shift register with maximal length
由: Wong, Kue Fong
出版: (2011)

Lithium-ion cell balancing using buck-boost converter
由: Hashim, Muhammad Hazwan
出版: (2021)

Study on performances of bridgeless power factor correction boost rectifier
由: Mohamed Esa, Norshasafarezan
出版: (2009)

Development of power factor correction using boost converter circuit
由: Suliman, Mustafa Musa
出版: (2019)

Development of an ac-dc buck-boost power factor correction
由: Saad, Sahrudin
出版: (2013)

Development of a boost convertor for photovoltaic system MPPT using fuzzy logic control
由: Abdull Kadir, Junaini
出版: (2013)

Liquid level sensing device
由: Maziyah, Mat Noh
出版: (2003)

Packet-level spam fingerprinting
由: Dahalan, Fazlida
出版: (2009)

Design and implementation of OFDM transmitter and receiver on FPGA hardware
由: Kadiran, Kamaru Adzha
出版: (2005)

Electrocardiogram QRS detection hardware accelerator for ASIC implementation
由: Lim, Zhi Qing
出版: (2020)

Implementation of instruction decoding logic using hardware and software
由: Su, Chee Siong
出版: (2010)

Hardware implementation of naive bayes classifier for malware detection
由: Al Hussein, Yahya Khaled
出版: (2021)

Enhancing SRAM performance of common gate FinFET by using controllable independent double gate
由: Chong, Chung Keong
出版: (2015)

Automatic classification of power quality disturbances using optimal feature selection based algorithm
由: Khokhar, Suhail
出版: (2016)

Services hosted by the Perpustakaan Sultan Abdul Samad, Universiti Putra Malaysia with Cooperation MySyL Group