Hardware/software co-design of two-stage smart arrhythmia classifier based on multi-processor field programmable gate array system-on-chip
Cardiovascular diseases are the top cause of deaths in Malaysia since 2000. Arrhythmia is one of the precursors for cardiovascular disease that can be diagnosed via electrocardiogram (ECG). This research proposes an embedded multi-processor system-on-chip (MPSoC) architecture of in-house smart arrhy...
Saved in:
主要作者: | Ooi, Tze Kian |
---|---|
格式: | Thesis |
語言: | English |
出版: |
2022
|
主題: | |
在線閱讀: | http://eprints.utm.my/102694/1/OoiTzeKianMSKE2022.pdf.pdf |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Hardware-based genetic algorithm implementation in field programmable gate arrays
由: Balakrishnan, Sathivellu
出版: (2012) -
A field programmable gate array-based crytographic system-on-chip
由: M. Thamrin, Norashikin
出版: (2007) -
Hardware implementation of coordinate rotation digital computer in field programmable gate array
由: Mohd. Sazali, Mohd. Ilyas Sobirin
出版: (2012) -
Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
由: Ismail, Mohd. Izuan
出版: (2006) -
Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array
由: Sirkunan, Jeevan
出版: (2015)