Hardware/software co-design of two-stage smart arrhythmia classifier based on multi-processor field programmable gate array system-on-chip
Cardiovascular diseases are the top cause of deaths in Malaysia since 2000. Arrhythmia is one of the precursors for cardiovascular disease that can be diagnosed via electrocardiogram (ECG). This research proposes an embedded multi-processor system-on-chip (MPSoC) architecture of in-house smart arrhy...
Saved in:
Main Author: | Ooi, Tze Kian |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2022
|
Subjects: | |
Online Access: | http://eprints.utm.my/102694/1/OoiTzeKianMSKE2022.pdf.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Hardware-based genetic algorithm implementation in field programmable gate arrays
by: Balakrishnan, Sathivellu
Published: (2012) -
A field programmable gate array-based crytographic system-on-chip
by: M. Thamrin, Norashikin
Published: (2007) -
Hardware implementation of coordinate rotation digital computer in field programmable gate array
by: Mohd. Sazali, Mohd. Ilyas Sobirin
Published: (2012) -
Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array
by: Sirkunan, Jeevan
Published: (2015) -
An embedded system for networking security applying cryptographic acceleration in field programmable gate array hardware
by: Paramasivam, Vishnu
Published: (2009)