Mathematical modelling and optimization of multisite efficiency to reduce cost of test in semiconductor final test process using Taguchi method
This study proposes improved equations for semiconductor multisite testing process. It contributes to the derivation of the new equations which have better prediction accuracy of multisite efficiency (MSE), testing throughput, and cost of test than the conventional ones to enable accurate conduct of...
Saved in:
Main Author: | Khoo, Voon Ching |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2021
|
Subjects: | |
Online Access: | http://eprints.utm.my/108141/1/KhooVoonChingPFTIR2021.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Lean manufacturing and OEE optimization of semiconductor industry through scheduled downtime reduction at testing process
by: Ho, Chee Huay
Published: (2016) -
Automation Of The Manual Task At Strip Test Process In Semiconductor Manufacturing
by: Teoh, Woei Sheng
Published: (2021) -
Reduced Galloping Column Algorithm For Memory Testing
by: Ngieng , Siew Ching
Published: (2015) -
Linguistic factors in Mathematics test
by: Rosyaida, Binti Abdul Kadir @ Ahkong
Published: (2015) -
Testing, Analysis And Efficiency Optimization Of A Small Electric Motorcycle
by: Khalil, Ahmad Syazli Mohd
Published: (2012)