Network-on-chip network adapter

Network-on-Chip (NoC) is a new paradigm for System-on-Chip (SoC) onchip communication to replace existing bus-based system which is inadequate to cater the growing complexity of SoC. This on-chip design involves a huge number of components that need to communicate with each other to carry their func...

Full description

Saved in:

Bibliographic Details
Main Author:	Sha’ari, Mohd. Farhan
Format:	Thesis
Language:	English
Published:	2009
Subjects:	QA75 Electronic computers Computer science
Online Access:	http://eprints.utm.my/id/eprint/12206/6/MohdFarhanSha%27ariMFKE2009.pdf
Tags:	Add Tag No Tags, Be the first to tag this record!

id	my-utm-ep.12206
record_format	uketd_dc
spelling	my-utm-ep.122062017-09-19T05:37:33Z Network-on-chip network adapter 2009-11 Sha’ari, Mohd. Farhan QA75 Electronic computers. Computer science TK Electrical engineering. Electronics Nuclear engineering Network-on-Chip (NoC) is a new paradigm for System-on-Chip (SoC) onchip communication to replace existing bus-based system which is inadequate to cater the growing complexity of SoC. This on-chip design involves a huge number of components that need to communicate with each other to carry their functions, which could affect the design effort, scalability and testability of the SoC in general. This report presents the design and implementation of NoC network adapter which by using Wishbone interface to interconnect IP cores to the network. This network adapter architecture provides four types of best-effort (BE) services to IP core with blocking-type operation. NA segmentizes, packetizes the outgoing data into flits, and sends to router. NA also reassembles and decodes the incoming flits into original data before present them to destination core. NA is designed in Verilog hardware language using Altera Quartus II development software. Functional simulations and performance for each BE types are analyzed to ensure the design can function and meet the objectives and specifications of the project. This architecture uses 575 logic elements and could operate up to 139.74 MHz. This NA dissipates power approximately 90 mW for read operation and 98mW for write operation. NA BE latency depends on type of operations, which vary from 16.5 to 22.5 clock cycles. 2009-11 Thesis http://eprints.utm.my/id/eprint/12206/ http://eprints.utm.my/id/eprint/12206/6/MohdFarhanSha%27ariMFKE2009.pdf application/pdf en public masters Universiti Teknologi Malaysia, Faculty of Electrical Engineering Faculty of Electrical Engineering 1. Maria Elisabete Marques Duarte (2003). Network on chip : Design Challenges, 4th Internal Conference on Computer Architecture (ICCA) 2003. 31-1 Feb. Universidade do Minho, Portugal. 2. Juliana Pei Zhao (2004). An OCP compliant Network Adapter using MANGO. Master Degree, Technical University of Denmark. 3. L. Benini and G. De Micheli (2002). Networks on chips: A new SoC paradigm. IEEE Computer, 35(1):70–80. 4. Rasmus Grøndahl Olsen (2005). OCP Based Adapter for Network-on- Chip. Master Degree, Technical University of Denmark. 5. Tobias Bjerregaard & Shankar Mahadevan (2006). A survey of research and practices of network-on-chip. ACM Computing Surveys, March, volume 38, number 1,page 1-51. 6. Bei Yin (2005). Design and implementation of a wormhole router supporting multicast for Network-on-Chip. Master Degree, Royal Institute of Technology Stockholm. 7. Implementation of a 2x2 NoC with Wishbone interface. Master Degree, Royal Institute of Technology. 8. Tobias Bjerregaard, Shankar Mahadevan, Rasmus Grondahl Olsen and Jens Sparrso (2005). An OCP Compliant Network Adapter for GALS-based SoC Design Using the MANGO Network-on-Chip. Proceedings of the International Symposium on System-on-Chip, IEEE, November 2005. 9. Wishbone SoC Architecture Specification, Revision B3, 2003. Silicore and www.opencores.org. 10. SCFIFO and DCFIFO Megafunction User Guide, September 2009. Altera Corporation. 11. Quartus II Handbook version 9.0, Power estimation and analysis. Volume 3, Section III, March 2009. Altera Corporation. 12. Ran Ginosar, Fourteen ways to fool your synchronizer. Proceedings of the 2003 IEEE Ninth International Symposium on Asyncronous Circuit and Systems. 12-15 May. Vancouver, Canada : IEEE, 89-96.
institution	Universiti Teknologi Malaysia
collection	UTM Institutional Repository
language	English
topic	QA75 Electronic computers Computer science QA75 Electronic computers Computer science
spellingShingle	QA75 Electronic computers Computer science QA75 Electronic computers Computer science Sha’ari, Mohd. Farhan Network-on-chip network adapter
description	Network-on-Chip (NoC) is a new paradigm for System-on-Chip (SoC) onchip communication to replace existing bus-based system which is inadequate to cater the growing complexity of SoC. This on-chip design involves a huge number of components that need to communicate with each other to carry their functions, which could affect the design effort, scalability and testability of the SoC in general. This report presents the design and implementation of NoC network adapter which by using Wishbone interface to interconnect IP cores to the network. This network adapter architecture provides four types of best-effort (BE) services to IP core with blocking-type operation. NA segmentizes, packetizes the outgoing data into flits, and sends to router. NA also reassembles and decodes the incoming flits into original data before present them to destination core. NA is designed in Verilog hardware language using Altera Quartus II development software. Functional simulations and performance for each BE types are analyzed to ensure the design can function and meet the objectives and specifications of the project. This architecture uses 575 logic elements and could operate up to 139.74 MHz. This NA dissipates power approximately 90 mW for read operation and 98mW for write operation. NA BE latency depends on type of operations, which vary from 16.5 to 22.5 clock cycles.
format	Thesis
qualification_level	Master's degree
author	Sha’ari, Mohd. Farhan
author_facet	Sha’ari, Mohd. Farhan
author_sort	Sha’ari, Mohd. Farhan
title	Network-on-chip network adapter
title_short	Network-on-chip network adapter
title_full	Network-on-chip network adapter
title_fullStr	Network-on-chip network adapter
title_full_unstemmed	Network-on-chip network adapter
title_sort	network-on-chip network adapter
granting_institution	Universiti Teknologi Malaysia, Faculty of Electrical Engineering
granting_department	Faculty of Electrical Engineering
publishDate	2009
url	http://eprints.utm.my/id/eprint/12206/6/MohdFarhanSha%27ariMFKE2009.pdf
_version_	1747814907641856000

Network-on-chip network adapter

Similar Items