Development of single board computer based on 32-bit 5-stage pipeline RISC processor
In 21st century, embedded system design is a popular alternative to typical microprocessor design as it takes advantage of application characteristics to optimize its design for adequate performance at lower cost. Single Board Computer is a standalone digital system which capable to perform logical...
Saved in:
主要作者: | Koay, Boon Wooi |
---|---|
格式: | Thesis |
语言: | English |
出版: |
2009
|
主题: | |
在线阅读: | http://eprints.utm.my/id/eprint/12351/6/KoayBoonWooiMFKE2009.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
The RTL design of 32-bit RISC processor using verilog HDL
由: Manab, Hafizul Hasni
出版: (2012) -
The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL
由: Lim, Jonie Joo Nee
出版: (2008) -
VHDL design of A 32-Bit RISC processor core for FPGA implementation
由: Marsono, Muhammad Nadzir
出版: (2001) -
Development Of An 8-Bit Fpga-Based Asynchronous Risc Pipelined Processor For Data Encryption
由: Pang, Wai Leong
出版: (2003) -
RISC Design: Synthesis Of The MIPS Processor Core
由: Yew, Teong Guan
出版: (2003)