Face verification system on digital signal processor

Face verification system on digital signal processor

Saved in:

書目詳細資料
主要作者:	Yap, Wooi Hen
格式:	Thesis
出版:	2008
主題:	TK Electrical engineering Electronics Nuclear engineering
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!

相似書籍

Evaluation of fusion score for face verification system
由: Arfa, Reza
出版: (2013)

Implementation of direct torque control of brushless DC motor utilizing digital signal processor
由: Noor Azam, Ahmad Faiz
出版: (2015)

Human face verification under illumination variation
由: Emadi, Mehran
出版: (2013)

Implementation of direct torque control of induction machines utilizing Digital Signal Processor (DSP) and Field Programmable Gate Arrays (FPGA)
由: Toh, Chuen Ling
出版: (2005)

Implementation of embedded in-circuit emulator for DLX processor
由: Bee Wooi, Khaw
出版: (2008)

Digital beamforming implementation of switch-beam smart antenna system by using integrated digital signal processor and field-programmable gate array
由: Vakilian, Vida
出版: (2008)

Stream processor architecture – streaming memory system
由: Ngo, Wai Loon
出版: (2015)

USB soft core with altera Nios processor
由: Cheah, Chee Teong
出版: (2007)

ARM processor emulator
由: Mohd. Hashim, Mohamad Hasruzairin
出版: (2015)

Refinement of an online signature verification system
由: Shaglwf, Zaid Ibrahim
出版: (2010)

Techniques for text dependent speaker verification system
由: Ibrahim, Mohd. Zamri
出版: (2008)

Multiple classifier for on-line signature verification system
由: Esmaiel, Amjad Ali
出版: (2009)

Hardware/software system-on-chip co-verification platform based on logic-based environment for application programming interfacing
由: Teo, Hong Yap
出版: (2015)

Analysis of modulation parameters of high frequency digital modulation signal
由: Anuar, Hardy Azmir
出版: (2004)

The design and verification of malay text to speech synthesis system
由: Tan, Tian Swee
出版: (2004)

Speed estimation techniques for induction motor using digital signal processing
由: Solly, Aryza
出版: (2011)

A digital signal processing approach to analyze gel electrophoresis image
由: Abdullah, Noor Ezan
出版: (2009)

Implementation of barrel shifter and multiplier for the DLX processor
由: Goh, Teng Sun
出版: (2008)

A VLSI computing structure array processor
由: Loh, Sun Meng
出版: (1993)

Low cost loosely coupled parallel processing system using standard processor
由: Awang Ahmad, Zahari
出版: (2009)

Adaptive cross wigner-ville distribution for parameter estimation of digitally modulated signals
由: Chee, Yen Mei
出版: (2013)

Modified approach of online handwriten text recognition and signature verification system
由: Abdul Fadlil, Abdul Fadlil
出版: (2006)

Multi-core 16-bit CPUs for PLC processor
由: Gan, Chi Qian
出版: (2022)

Development of a new arm processor evaluation board
由: Murugesu, Ganesan V.
出版: (2009)

Design of the streaming processor architecture for microkernel controller and ALU
由: Anuar, Nuhairi
出版: (2015)

Simulation of a UHF radio channel simulator based on digital signal processing techniques
由: Yahya, Rosnani
出版: (1993)

A new digital signal processing (DSP) evaluation board for real time application
由: Chieng, Wee Kai
出版: (2010)

Multispectral palm vein image fusion for contactless palm vein verification system
由: Soh, Shi Chuan
出版: (2018)

Signature verification system based on multiple classifiers and multi fusion decision approach
由: Mokayed, Hamam M. Ibrahim
出版: (2010)

A hardware implementation of Rivest-Shamir-Adleman co-processor for resource constrained embedded systems
由: Paniandi, Arul
出版: (2006)

Instruction set simulator development for altera NIOS 2 processor
由: Teh, Fu Sun Ivan
出版: (2008)

Verilog design of input/output processor with built-in-self-test
由: Goh, Keng Hoo
出版: (2007)

An FPGA implementation of RSA processor core for public-key cryptosystem
由: Tan, Siang Lin
出版: (2001)

Block-based neural network mapping on graphics processor unit
由: Ong, Chin Tong
出版: (2015)

Design of a route lookup processor for implementation in a FPGA-based system-on chip (SoC)
由: Teh , J-Wing
出版: (2004)

Fast fourier transform module for implementation in Nios II embedded processor
由: Ahmed, Hisham Azhari
出版: (2008)

Verilog design of bist on AES256 processor core with FPGA implementation
由: Hew, Kean Yung
出版: (2008)

RTL design of SHA-512 processor core for secure message hashing
由: Chua, Lee Ping
出版: (2008)

FPGA-based design of a math co-processor for the Amir CPU
由: Tan, Arthur Foo Yen
出版: (2020)

VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
由: Rajah, Avinash
出版: (2005)

Services hosted by the Perpustakaan Sultan Abdul Samad, Universiti Putra Malaysia with Cooperation MySyL Group