Text this: The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL