Text this: Verilog design of bist on AES256 processor core with FPGA implementation