發送短信 : Verilog design of bist on AES256 processor core with FPGA implementation