Verilog design of bist on AES256 processor core with FPGA implementation
Cryptography is very important to ensure secured data storage and transmission through encryption technique in this digital world. The most widely used cryptography algorithm is the Advanced Encryption Standard (AES) published in 2001. AES algorithm is fast and easy to be implemented, and it aims to...
Saved in:
主要作者: | Hew, Kean Yung |
---|---|
格式: | Thesis |
語言: | English |
出版: |
2008
|
主題: | |
在線閱讀: | http://eprints.utm.my/id/eprint/18136/1/HewKeanYungMFKE2008.pdf |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Verilog design of a 256-bit AES crypto processor core
由: Lai, Yit Pin
出版: (2007) -
VHDL design of A 32-Bit RISC processor core for FPGA implementation
由: Marsono, Muhammad Nadzir
出版: (2001) -
Register transfer level design of compression processor core using verilog hardware description language
由: Mohd. Sabri, Roslee
出版: (2007) -
An FPGA implementation of RSA processor core for public-key cryptosystem
由: Tan, Siang Lin
出版: (2001) -
Verilog design of input/output processor with built-in-self-test
由: Goh, Keng Hoo
出版: (2007)