Verilog design of bist on AES256 processor core with FPGA implementation
Cryptography is very important to ensure secured data storage and transmission through encryption technique in this digital world. The most widely used cryptography algorithm is the Advanced Encryption Standard (AES) published in 2001. AES algorithm is fast and easy to be implemented, and it aims to...
Saved in:
Main Author: | Hew, Kean Yung |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2008
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/18136/1/HewKeanYungMFKE2008.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Verilog design of a 256-bit AES crypto processor core
by: Lai, Yit Pin
Published: (2007) -
Register transfer level design of compression processor core using verilog hardware description language
by: Mohd. Sabri, Roslee
Published: (2007) -
VHDL design of A 32-Bit RISC processor core for FPGA implementation
by: Marsono, Muhammad Nadzir
Published: (2001) -
An FPGA implementation of RSA processor core for public-key cryptosystem
by: Tan, Siang Lin
Published: (2001) -
Verilog design of input/output processor with built-in-self-test
by: Goh, Keng Hoo
Published: (2007)