A hardware architecture of gaussian filter for digital image processing

A hardware architecture of gaussian filter for digital image processing

محفوظ في:

التفاصيل البيبلوغرافية
المؤلف الرئيسي:	Mohammadpoursalut, Mohammad
التنسيق:	أطروحة
منشور في:	2009
الموضوعات:	TK Electrical engineering Electronics Nuclear engineering
الوسوم:	إضافة وسم لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!

مواد مشابهة

A hardware architecture of prewitt edge detection
بواسطة: Seif, Aramesh
منشور في: (2009)

Modeling of image processing algorithms for hardware-software co-simulation
بواسطة: Isa, Ibrahim
منشور في: (2015)

A hardware architecture of stateless open digest spam fingerprinting unit
بواسطة: Monemi, Alireza
منشور في: (2010)

Development Of Efficient Multi-Level Discrete Wavelet Transform Hardware Architecture For Image Compression
بواسطة: Hasan Al-Jumail, Khamees Khalaf
منشور في: (2015)

Speed enhancement on a matrix inversion hardware architecture based on Gauss-Jordan Elimination
بواسطة: Oh, Eng Wei
منشور في: (2015)

Hardware implementation of coordinate rotation digital computer in field programmable gate array
بواسطة: Mohd. Sazali, Mohd. Ilyas Sobirin
منشور في: (2012)

Skin texture grading using digital image processing
بواسطة: Ibrahim, Siti Asmawati
منشور في: (2003)

A digital signal processing approach to analyze gel electrophoresis image
بواسطة: Abdullah, Noor Ezan
منشور في: (2009)

FPGA implementation of Image processing 2D convolution for spatial filter
بواسطة: Ng, Bee Yee
منشور في: (2012)

Hardware Prototyping Of An Efficient Image Compression System In Real-Time For Mobile Communication
بواسطة: Akter, Masuma
منشور في: (2008)

Simulation of speed control brushless DC motor using gaussian fuzzy logic controller
بواسطة: Abd Karim, Nurliana
منشور في: (2014)

High-performance digital filter in FPGA
بواسطة: Mohd. Yusof, Siti Suhaila
منشور في: (2013)

Swiftlet sound identification using vector quantization and gaussian mixture model
بواسطة: Siti Nurzalikha Zaini, Husni Zaini
منشور في: (2018)

Systolic array architecture and its application in finite impulse response filter design
بواسطة: Kadir, Ezdiani Idayu
منشور في: (2013)

Device simulation of the electrical characteristics in 14nm gaussian channel junctionless finfet
بواسطة: Ramakrishnan, Mathangi
منشور في: (2022)

Gender and accent identification for Malaysian English using MFCC and Gaussian mixture model
بواسطة: Goh, Eng Lyn
منشور في: (2013)

New d-piso architecture for dynamic symbol size digital baseband modulation implementation in FPGA
بواسطة: Ilyas, Mohammad Arif
منشور في: (2020)

Hardware core of pipelined thinning algorithm
بواسطة: Noordin, Mohamad Amin
منشور في: (2015)

Principal component analysis hardware acceleration
بواسطة: Ng, Yee Wei
منشور في: (2020)

Implementation of reconfigurable viterbi decoders in hardware
بواسطة: Noor Batcha, Mohamed Farid
منشور في: (2010)

Improvement Of Quantized Adaptive Switching Median Filter For Impulse Noise Reduction In Grayscale Digital Image
بواسطة: Abdalameer, Ahmed Khaldoon
منشور في: (2017)

Implementation of fractal image compression on XPU architecture using intel oneAPI™ approach
بواسطة: Md. Dan, Mohammad Adib
منشور في: (2022)

Image forensic for digital image copy move forgery detection
بواسطة: Yeap, Yong Yew
منشور في: (2018)

Single board computer based hardware-input
بواسطة: A. Hassan, Walid
منشور في: (2009)

Hardware acceleration of secure hash algorithm 3
بواسطة: Ng, Lai Boon
منشور في: (2020)

Hardware accelerator implementation of colour correction algorithm
بواسطة: Loh, Shu Ting
منشور في: (2020)

Hardware implementation using FPGA for barcode reader
بواسطة: Marzuki, Ade Syaheda Wani
منشور في: (2008)

Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing
بواسطة: Ch'ng, Heng Sun
منشور في: (2007)

Design and implementation of OFDM transmitter and receiver on FPGA hardware
بواسطة: Kadiran, Kamaru Adzha
منشور في: (2005)

Electrocardiogram QRS detection hardware accelerator for ASIC implementation
بواسطة: Lim, Zhi Qing
منشور في: (2020)

Implementation of instruction decoding logic using hardware and software
بواسطة: Su, Chee Siong
منشور في: (2010)

Hardware implementation of naive bayes classifier for malware detection
بواسطة: Al Hussein, Yahya Khaled
منشور في: (2021)

Design of low-power multiplexer-based adders for digital infinite impulse response filter
بواسطة: Murthy, G. Ramana
منشور في: (2012)

Hardware based accelerator for database query using M-tree
بواسطة: Chai, Kah Hieng
منشور في: (2018)

High resolution impulse analysing system - hardware and software implementation
بواسطة: Kassim, Ahmad Tarmimi
منشور في: (2015)

Support vector machine hardware accelerator for tongue colour diagnosis
بواسطة: Thiah, Amanda Su Lin
منشور في: (2020)

Hardware acceleration of 2D convolution using systolic array
بواسطة: Wong, Xue Yuan
منشور في: (2015)

Hardware Implementation Of 2-D Discrete Wavelet Transform For JPEG 2000 Using Lifting Scheme
بواسطة: Bhuyan, Mohammad Shaharia
منشور في: (2008)

Voltage tracking of a DC-DC buck-boost converter using gaussian fuzzy logic control
بواسطة: Omar, Gadaffi
منشور في: (2012)

Voltage tracking of DC-DC boost converter using gaussian fuzzy logic controller
بواسطة: Jamali, Siti Hasmah
منشور في: (2012)

Services hosted by the Perpustakaan Sultan Abdul Samad, Universiti Putra Malaysia with Cooperation MySyL Group