A hardware architecture of gaussian filter for digital image processing

A hardware architecture of gaussian filter for digital image processing

Saved in:

Bibliographic Details
Main Author:	Mohammadpoursalut, Mohammad
Format:	Thesis
Published:	2009
Subjects:	TK Electrical engineering Electronics Nuclear engineering
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

A hardware architecture of prewitt edge detection
by: Seif, Aramesh
Published: (2009)

Modeling of image processing algorithms for hardware-software co-simulation
by: Isa, Ibrahim
Published: (2015)

A hardware architecture of stateless open digest spam fingerprinting unit
by: Monemi, Alireza
Published: (2010)

Development Of Efficient Multi-Level Discrete Wavelet Transform Hardware Architecture For Image Compression
by: Hasan Al-Jumail, Khamees Khalaf
Published: (2015)

Speed enhancement on a matrix inversion hardware architecture based on Gauss-Jordan Elimination
by: Oh, Eng Wei
Published: (2015)

Hardware implementation of coordinate rotation digital computer in field programmable gate array
by: Mohd. Sazali, Mohd. Ilyas Sobirin
Published: (2012)

Skin texture grading using digital image processing
by: Ibrahim, Siti Asmawati
Published: (2003)

A digital signal processing approach to analyze gel electrophoresis image
by: Abdullah, Noor Ezan
Published: (2009)

FPGA implementation of Image processing 2D convolution for spatial filter
by: Ng, Bee Yee
Published: (2012)

Hardware Prototyping Of An Efficient Image Compression System In Real-Time For Mobile Communication
by: Akter, Masuma
Published: (2008)

Simulation of speed control brushless DC motor using gaussian fuzzy logic controller
by: Abd Karim, Nurliana
Published: (2014)

High-performance digital filter in FPGA
by: Mohd. Yusof, Siti Suhaila
Published: (2013)

Swiftlet sound identification using vector quantization and gaussian mixture model
by: Siti Nurzalikha Zaini, Husni Zaini
Published: (2018)

Systolic array architecture and its application in finite impulse response filter design
by: Kadir, Ezdiani Idayu
Published: (2013)

Device simulation of the electrical characteristics in 14nm gaussian channel junctionless finfet
by: Ramakrishnan, Mathangi
Published: (2022)

Gender and accent identification for Malaysian English using MFCC and Gaussian mixture model
by: Goh, Eng Lyn
Published: (2013)

New d-piso architecture for dynamic symbol size digital baseband modulation implementation in FPGA
by: Ilyas, Mohammad Arif
Published: (2020)

Hardware core of pipelined thinning algorithm
by: Noordin, Mohamad Amin
Published: (2015)

Principal component analysis hardware acceleration
by: Ng, Yee Wei
Published: (2020)

Implementation of reconfigurable viterbi decoders in hardware
by: Noor Batcha, Mohamed Farid
Published: (2010)

Improvement Of Quantized Adaptive Switching Median Filter For Impulse Noise Reduction In Grayscale Digital Image
by: Abdalameer, Ahmed Khaldoon
Published: (2017)

Implementation of fractal image compression on XPU architecture using intel oneAPI™ approach
by: Md. Dan, Mohammad Adib
Published: (2022)

Image forensic for digital image copy move forgery detection
by: Yeap, Yong Yew
Published: (2018)

Single board computer based hardware-input
by: A. Hassan, Walid
Published: (2009)

Hardware acceleration of secure hash algorithm 3
by: Ng, Lai Boon
Published: (2020)

Hardware accelerator implementation of colour correction algorithm
by: Loh, Shu Ting
Published: (2020)

Hardware implementation using FPGA for barcode reader
by: Marzuki, Ade Syaheda Wani
Published: (2008)

Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing
by: Ch'ng, Heng Sun
Published: (2007)

Design and implementation of OFDM transmitter and receiver on FPGA hardware
by: Kadiran, Kamaru Adzha
Published: (2005)

Electrocardiogram QRS detection hardware accelerator for ASIC implementation
by: Lim, Zhi Qing
Published: (2020)

Implementation of instruction decoding logic using hardware and software
by: Su, Chee Siong
Published: (2010)

Hardware implementation of naive bayes classifier for malware detection
by: Al Hussein, Yahya Khaled
Published: (2021)

Design of low-power multiplexer-based adders for digital infinite impulse response filter
by: Murthy, G. Ramana
Published: (2012)

Hardware based accelerator for database query using M-tree
by: Chai, Kah Hieng
Published: (2018)

High resolution impulse analysing system - hardware and software implementation
by: Kassim, Ahmad Tarmimi
Published: (2015)

Support vector machine hardware accelerator for tongue colour diagnosis
by: Thiah, Amanda Su Lin
Published: (2020)

Hardware acceleration of 2D convolution using systolic array
by: Wong, Xue Yuan
Published: (2015)

Hardware Implementation Of 2-D Discrete Wavelet Transform For JPEG 2000 Using Lifting Scheme
by: Bhuyan, Mohammad Shaharia
Published: (2008)

Voltage tracking of a DC-DC buck-boost converter using gaussian fuzzy logic control
by: Omar, Gadaffi
Published: (2012)

Voltage tracking of DC-DC boost converter using gaussian fuzzy logic controller
by: Jamali, Siti Hasmah
Published: (2012)

Services hosted by the Perpustakaan Sultan Abdul Samad, Universiti Putra Malaysia with Cooperation MySyL Group