System-on-chip (SoC) testing using adhoc high-level design for-testability method
The design of System-on-Chip (SoC) is becoming more complex and number of transistors in a chip has increased from millions of gates to billions of gates nowadays but the number of Input/Output pins still remains about the same. In this case, design-for-test (DFT) becomes so important in order to ma...
Saved in:
Main Author: | Cheng, Chen Kong |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2009
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/18577/1/ChengChenKongMFKE2009.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
Similar Items
-
SoC test scheduling algorithm using enhanced rectangle packing
by: Lee, Siaw Chen
Published: (2009) -
Design of a route lookup processor for implementation in a FPGA-based system-on chip (SoC)
by: Teh , J-Wing
Published: (2004) -
Design for testability method at register transfer level
by: Paraman, Norlina
Published: (2016) -
The new enhancement of OLSR energy-saving system in adhoc network
by: Suhazlan Suhaimi
Published: (2018) -
Testing and debugging mechanisms for network-on-chip
by: Rajagopal , R. Selvakumar
Published: (2009)