System-on-chip (SoC) testing using adhoc high-level design for-testability method
The design of System-on-Chip (SoC) is becoming more complex and number of transistors in a chip has increased from millions of gates to billions of gates nowadays but the number of Input/Output pins still remains about the same. In this case, design-for-test (DFT) becomes so important in order to ma...
Saved in:
主要作者: | Cheng, Chen Kong |
---|---|
格式: | Thesis |
语言: | English |
出版: |
2009
|
主题: | |
在线阅读: | http://eprints.utm.my/id/eprint/18577/1/ChengChenKongMFKE2009.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
SoC test scheduling algorithm using enhanced rectangle packing
由: Lee, Siaw Chen
出版: (2009) -
Design of a route lookup processor for implementation in a FPGA-based system-on chip (SoC)
由: Teh , J-Wing
出版: (2004) -
Design for testability method at register transfer level
由: Paraman, Norlina
出版: (2016) -
The new enhancement of OLSR energy-saving system in adhoc network
由: Suhazlan Suhaimi
出版: (2018) -
Testing and debugging mechanisms for network-on-chip
由: Rajagopal , R. Selvakumar
出版: (2009)