USB soft core with altera Nios processor
This objectives of this project learning the process of implementing an System-on-Chip (SoC) using the Altera development board. The chosen board is the Excalibur board which consists of the APEX 20KE200 FPGA. Besides this, Quartus II software is needed as the platform for the development of this pr...
Saved in:
主要作者: | Cheah, Chee Teong |
---|---|
格式: | Thesis |
語言: | English |
出版: |
2007
|
主題: | |
在線閱讀: | http://eprints.utm.my/id/eprint/263/1/CheahCheeTeongMFKE2007.pdf |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Instruction set simulator development for altera NIOS 2 processor
由: Teh, Fu Sun Ivan
出版: (2008) -
Fast fourier transform module for implementation in Nios II embedded processor
由: Ahmed, Hisham Azhari
出版: (2008) -
Multi-core 16-bit CPUs for PLC processor
由: Gan, Chi Qian
出版: (2022) -
An FPGA implementation of RSA processor core for public-key cryptosystem
由: Tan, Siang Lin
出版: (2001) -
Verilog design of bist on AES256 processor core with FPGA implementation
由: Hew, Kean Yung
出版: (2008)