Field programmable gate array implementation for fault detection in a power transmission lines
The aim of this thesis is to design an FPGA implementation for faults detection in power transmission lines. A prototype of DE2 board training kit with Cyclone IIEP2C35F672C6 FPGA processor is used to perform the analysis and obtain experiment results. Failure to protect the electrical power system...
Saved in:
主要作者: | Peh, Kok Guan |
---|---|
格式: | Thesis |
出版: |
2010
|
主題: | |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
FPGA implementation for fault detection on a power transmission lines
由: Omran, Ahmed Mohamed
出版: (2009) -
Hardware-based genetic algorithm implementation in field programmable gate arrays
由: Balakrishnan, Sathivellu
出版: (2012) -
Implementation of image compression algorithm using field programmable gate array (FPGA)
由: Aspar, Zulfakar
出版: (1999) -
Hardware implementation of coordinate rotation digital computer in field programmable gate array
由: Mohd. Sazali, Mohd. Ilyas Sobirin
出版: (2012) -
Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
由: Ismail, Mohd. Izuan
出版: (2006)