A hardware architecture of stateless open digest spam fingerprinting unit

A hardware architecture of stateless open digest spam fingerprinting unit

Spam has become one of the main problems for email users and servers. Approximately around 75 % of all sent emails is spam. Currently spam detection is being done at email servers on application layer which need to store all TCP packets of an email and then use spam detection methods after reassembl...

Saved in:

书目详细资料
主要作者:	Monemi, Alireza
格式:	Thesis
出版:	2010
主题:	TK Electrical engineering Electronics Nuclear engineering
标签:	添加标签没有标签, 成为第一个标记此记录!

相似书籍

Packet-level spam fingerprinting
由: Dahalan, Fazlida
出版: (2009)

Improving spam detection using fingerprinting at packet level
由: Mahid, Zaitul Iradah
出版: (2010)

A hardware architecture of prewitt edge detection
由: Seif, Aramesh
出版: (2009)

A hardware architecture of gaussian filter for digital image processing
由: Mohammadpoursalut, Mohammad
出版: (2009)

Speed enhancement on a matrix inversion hardware architecture based on Gauss-Jordan Elimination
由: Oh, Eng Wei
出版: (2015)

Singleton spam review detection using classification techniques
由: Heydari, Atefeh
出版: (2014)

Preventing Spam Blogs Using Content Analysis and User Behaviour Model
由: Mohammad Hafiz, Ismail
出版: (2007)

Low latency cipher for hardware-based memory protection unit for application in system-on-chip root-of-trust
由: Zainurin, Siti Nadhirah
出版: (2021)

Development Of Efficient Multi-Level Discrete Wavelet Transform Hardware Architecture For Image Compression
由: Hasan Al-Jumail, Khamees Khalaf
出版: (2015)

Sift technique on extraction of fingerprint features
由: Lee, Han Huei
出版: (2010)

Classification of fingerprint signatures by neural networks
由: Abdullah, Khaizuran
出版: (2002)

Smartcard authentication using fingerprint (IR)
由: Salman Firdaus Sidek
出版: (2006)

A secure e-voting system based on fingerprint
由: Ahmadizadeh, Ehsan,
出版: (2013)

Implementation of reconfigurable viterbi decoders in hardware
由: Noor Batcha, Mohamed Farid
出版: (2010)

Hardware core of pipelined thinning algorithm
由: Noordin, Mohamad Amin
出版: (2015)

Principal component analysis hardware acceleration
由: Ng, Yee Wei
出版: (2020)

Hardware acceleration of secure hash algorithm 3
由: Ng, Lai Boon
出版: (2020)

Hardware accelerator implementation of colour correction algorithm
由: Loh, Shu Ting
出版: (2020)

Hardware implementation using FPGA for barcode reader
由: Marzuki, Ade Syaheda Wani
出版: (2008)

Single board computer based hardware-input
由: A. Hassan, Walid
出版: (2009)

Implementation of instruction decoding logic using hardware and software
由: Su, Chee Siong
出版: (2010)

Design and implementation of OFDM transmitter and receiver on FPGA hardware
由: Kadiran, Kamaru Adzha
出版: (2005)

Electrocardiogram QRS detection hardware accelerator for ASIC implementation
由: Lim, Zhi Qing
出版: (2020)

Hardware implementation of naive bayes classifier for malware detection
由: Al Hussein, Yahya Khaled
出版: (2021)

Implementation of fingerprint biometric template system in embedded software design
由: Zakaria, Nor Farizan
出版: (2006)

Modeling of image processing algorithms for hardware-software co-simulation
由: Isa, Ibrahim
出版: (2015)

Hardware based accelerator for database query using M-tree
由: Chai, Kah Hieng
出版: (2018)

High resolution impulse analysing system - hardware and software implementation
由: Kassim, Ahmad Tarmimi
出版: (2015)

Support vector machine hardware accelerator for tongue colour diagnosis
由: Thiah, Amanda Su Lin
出版: (2020)

Hardware acceleration of 2D convolution using systolic array
由: Wong, Xue Yuan
出版: (2015)

Measuring quality of fingerprint image using altera cyclone DE2 board
由: Kwan, Ee Lun
出版: (2009)

8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
由: Chew, Yen Wen
出版: (2015)

Hardware-based genetic algorithm implementation in field programmable gate arrays
由: Balakrishnan, Sathivellu
出版: (2012)

Hardware Realization Of Fuzzy Wavelets Neural Network To Power Quality Analysis
由: Choong, Florence Chiao Mei
出版: (2005)

Register-transfer-level Hardware Trojan classification boosted with gate-level features
由: Choo, Hau Sim
出版: (2022)

Hash function of cryptographically secure pseudorandom number generator for hardware root-of-trust
由: Ong, Elaine Ei Ling
出版: (2021)

An embedded cryptosystem implementing symmetric cipher and public-key crypto algorithms in hardware
由: Hau, Yuan Wen
出版: (2005)

Face detection hardware accelerator using C-based high-level synthesis
由: Yeap, Han Chien
出版: (2018)

Hardware implementation of coordinate rotation digital computer in field programmable gate array
由: Mohd. Sazali, Mohd. Ilyas Sobirin
出版: (2012)

Hardware Prototyping Of An Efficient Image Compression System In Real-Time For Mobile Communication
由: Akter, Masuma
出版: (2008)

Services hosted by the Perpustakaan Sultan Abdul Samad, Universiti Putra Malaysia with Cooperation MySyL Group