Modified pattern generator of built-in self test for sequential circuits with reduced test time
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Published: |
2011
|
| Subjects: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Be the first to leave a comment!