Power-aware system-on-chip test scheduling based on enhanced rectangle packing algorithm
Saved in:
主要作者: | Sua, Jia Pao |
---|---|
格式: | Thesis |
出版: |
2010
|
主題: | |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
SoC test scheduling algorithm using enhanced rectangle packing
由: Lee, Siaw Chen
出版: (2009) -
Network-on-chip non-preemptive test scheduling
由: Mispan, Mohd. Syafiq
出版: (2010) -
Thermal-safe system-on-chip test scheduling using dynamic voltage and frequency scaling
由: Hassan, Hasliza
出版: (2018) -
Testing and debugging mechanisms for network-on-chip
由: Rajagopal , R. Selvakumar
出版: (2009) -
Network-on-chip fault detection and router self-test
由: Wan Sallehuddin, Wan Mohd. Amir Haris
出版: (2014)