Power-aware system-on-chip test scheduling based on enhanced rectangle packing algorithm
Saved in:
Main Author: | Sua, Jia Pao |
---|---|
Format: | Thesis |
Published: |
2010
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
SoC test scheduling algorithm using enhanced rectangle packing
by: Lee, Siaw Chen
Published: (2009) -
Network-on-chip non-preemptive test scheduling
by: Mispan, Mohd. Syafiq
Published: (2010) -
Thermal-safe system-on-chip test scheduling using dynamic voltage and frequency scaling
by: Hassan, Hasliza
Published: (2018) -
Testing and debugging mechanisms for network-on-chip
by: Rajagopal , R. Selvakumar
Published: (2009) -
Network-on-chip fault detection and router self-test
by: Wan Sallehuddin, Wan Mohd. Amir Haris
Published: (2014)