Effect of arc resistance in fault resistance analysis
Fault analysis is the heart of power system component which plays an important role in solving a power system problem. The abnormal condition will tend high current flow through to the network and also faulted point. The arc resistances occurred due to fault at the point of fault and rely on the len...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
2012
|
| Subjects: | |
| Online Access: | http://eprints.utm.my/id/eprint/32027/5/MohamadFaizalBaharomMFKE2012.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | Fault analysis is the heart of power system component which plays an important role in solving a power system problem. The abnormal condition will tend high current flow through to the network and also faulted point. The arc resistances occurred due to fault at the point of fault and rely on the length and fault current during the fault. Meanwhile, ground resistance represented the resistance that touches the live conductor to the ground. In phase to phase fault, fault is due to arc resistance. However, in case of fault involving to ground fault, it will compose both ground resistance and arc resistance. In this project, it will focus on effect of arc resistance in fault current. The simulation will be performed into two ways which are with arc resistance and without arc resistance. CAPE software will be used to conduct simulation without arc resistance, while the developed a short circuit algorithm by using the Matlab software is used to perform simulation with arc resistance. To ensure the validity in simulation without arc resistance, results from CAPE and Matlab software will be used to make a comparison. Besides that, in simulation with arc resistance, results from Matlab and open literature will be used to prove the validity. From the result, the values of fault current and arc resistance are obeyed with the theoretical concept and it can be proven by referring to the IEEE standard error and literature. |
|---|