FPGA implementation of Image processing 2D convolution for spatial filter

Computer manipulation of images is generally defined as digital image processing (DIP). DIP is used in variety of applications, including video surveillance, target recognition, and image enhancement. Some of the many algorithms used in image processing include convolution, edge detection and contra...

Full description

Saved in:

Bibliographic Details
Main Author:	Ng, Bee Yee
Format:	Thesis
Language:	English
Published:	2012
Subjects:	TK Electrical engineering Electronics Nuclear engineering
Online Access:	http://eprints.utm.my/id/eprint/32105/5/NgBeeYeeMFKE2012.pdf
Tags:	Add Tag No Tags, Be the first to tag this record!

id	my-utm-ep.32105
record_format	uketd_dc
spelling	my-utm-ep.321052018-04-27T01:18:44Z FPGA implementation of Image processing 2D convolution for spatial filter 2012-06 Ng, Bee Yee TK Electrical engineering. Electronics Nuclear engineering Computer manipulation of images is generally defined as digital image processing (DIP). DIP is used in variety of applications, including video surveillance, target recognition, and image enhancement. Some of the many algorithms used in image processing include convolution, edge detection and contrast enhancement. These are usually implemented in software but may use special purpose hardware for speed. With advances in the VLSI technology hardware implementation has become an attractive alternative. Assigning complex computation tasks to hardware and exploiting the parallelism and pipelining in algorithms yield significant speedup in running times. The main objective of this project is to develop an image processing algorithm, 2D convolution. The algorithm is designed and implemented in synthesizable Verilog HDL. Upon completion of the coding, its functionality and timing are then verified thoroughly. Subsequently, the performance of the 2D convolution is analyzed. The designed 2D convolution applies pipeline and parallel architecture for speedup and real-time applications. The entire design process starts with architecture definition and design. Once the required modules and functionalities such as DU and CU are defined, they are then coded and integrated. Verification is done from bottoms up starting from individual sub-modules. In addition, the design is further verified with real image pixels and compared the output pixels with that obtained from software (MATLAB). Altera Quartus II compilation report shows the 2D convolution design acheieves fmax as high as 394MHz using off-chip RAM. The performance is slighly degraded, to about 322MHz with on-chip RAM. 2012-06 Thesis http://eprints.utm.my/id/eprint/32105/ http://eprints.utm.my/id/eprint/32105/5/NgBeeYeeMFKE2012.pdf application/pdf en public masters Universiti Teknologi Malaysia, Faculty of Electrical Engineering Faculty of Electrical Engineering
institution	Universiti Teknologi Malaysia
collection	UTM Institutional Repository
language	English
topic	TK Electrical engineering Electronics Nuclear engineering
spellingShingle	TK Electrical engineering Electronics Nuclear engineering Ng, Bee Yee FPGA implementation of Image processing 2D convolution for spatial filter
description	Computer manipulation of images is generally defined as digital image processing (DIP). DIP is used in variety of applications, including video surveillance, target recognition, and image enhancement. Some of the many algorithms used in image processing include convolution, edge detection and contrast enhancement. These are usually implemented in software but may use special purpose hardware for speed. With advances in the VLSI technology hardware implementation has become an attractive alternative. Assigning complex computation tasks to hardware and exploiting the parallelism and pipelining in algorithms yield significant speedup in running times. The main objective of this project is to develop an image processing algorithm, 2D convolution. The algorithm is designed and implemented in synthesizable Verilog HDL. Upon completion of the coding, its functionality and timing are then verified thoroughly. Subsequently, the performance of the 2D convolution is analyzed. The designed 2D convolution applies pipeline and parallel architecture for speedup and real-time applications. The entire design process starts with architecture definition and design. Once the required modules and functionalities such as DU and CU are defined, they are then coded and integrated. Verification is done from bottoms up starting from individual sub-modules. In addition, the design is further verified with real image pixels and compared the output pixels with that obtained from software (MATLAB). Altera Quartus II compilation report shows the 2D convolution design acheieves fmax as high as 394MHz using off-chip RAM. The performance is slighly degraded, to about 322MHz with on-chip RAM.
format	Thesis
qualification_level	Master's degree
author	Ng, Bee Yee
author_facet	Ng, Bee Yee
author_sort	Ng, Bee Yee
title	FPGA implementation of Image processing 2D convolution for spatial filter
title_short	FPGA implementation of Image processing 2D convolution for spatial filter
title_full	FPGA implementation of Image processing 2D convolution for spatial filter
title_fullStr	FPGA implementation of Image processing 2D convolution for spatial filter
title_full_unstemmed	FPGA implementation of Image processing 2D convolution for spatial filter
title_sort	fpga implementation of image processing 2d convolution for spatial filter
granting_institution	Universiti Teknologi Malaysia, Faculty of Electrical Engineering
granting_department	Faculty of Electrical Engineering
publishDate	2012
url	http://eprints.utm.my/id/eprint/32105/5/NgBeeYeeMFKE2012.pdf
_version_	1747815922594217984

FPGA implementation of Image processing 2D convolution for spatial filter

Similar Items