Systolic array architecture and its application in finite impulse response filter design
This project presents the methodology involved in mapping a computing algorithm onto Systolic Array (SA) architecture and its implementation in designing a high computational throughput Finite Impulse Response (FIR) filter. As in many applications of Digital Signal Processing (DSP), FIR filtering re...
Saved in:
Main Author: | Kadir, Ezdiani Idayu |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/33298/5/EzdianiIdayuKadirMFKE2013.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Finite impulse response filter design on distributed arithmetic architecture
by: Abu Zaharin, Muhamad Iqbal
Published: (2012) -
Hardware acceleration of 2D convolution using systolic array
by: Wong, Xue Yuan
Published: (2015) -
Design of low-power multiplexer-based adders for digital infinite impulse response filter
by: Murthy, G. Ramana
Published: (2012) -
Finite Impulse Response Filter Design Using VHDL
by: Ong, Poay Yin
Published: (2003) -
The design of computationally efficient finite impulse response digital filters /
by: Lian, Yong
Published: (1993)