Development of gate oxide short (GOS) model for deep submicron CMOS transistor
Saved in:
Main Author: | Cheow, Kwee Siong |
---|---|
Format: | Thesis |
Published: |
2005
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Gate oxide short (gos) defect modeling based on 32 nm CMOS process
by: Alawey, Sahar Z
Published: (2014) -
Development of ultra-thin nitrogen-rich gate oxide process for deep submicron CMOS technology /
by: Lek, Chun Meng
Published: (2002) -
Actively quenched SPAD with improved amplification using deep submicron CMOS technology
by: Muslim, Nur Nadia
Published: (2022) -
Defectivity improvement in advanced processes and its investigation to negative bias temperature instabilities in High-K/Metal-Gate Deep-Submicron CMOS /
by: Yasmin Abdul Wahab
Published: (2015) -
Compact Modeling Of Deep Submicron CMOS Transistor With Shallow Trench Isolation Mechanical Stress Effect [TK7871.99.M44 T161 2008 f rb].
by: Tan, Philip Beow Yew
Published: (2008)