Implementation of barrel shifter and multiplier for the DLX processor

Implementation of barrel shifter and multiplier for the DLX processor

Saved in:

Bibliographic Details
Main Author:	Goh, Teng Sun
Format:	Thesis
Published:	2008
Subjects:	TK Electrical engineering Electronics Nuclear engineering
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Implementation of embedded in-circuit emulator for DLX processor
by: Bee Wooi, Khaw
Published: (2008)

A VLSI computing structure array processor
by: Loh, Sun Meng
Published: (1993)

An FPGA implementation of RSA processor core for public-key cryptosystem
by: Tan, Siang Lin
Published: (2001)

Fast fourier transform module for implementation in Nios II embedded processor
by: Ahmed, Hisham Azhari
Published: (2008)

Verilog design of bist on AES256 processor core with FPGA implementation
by: Hew, Kean Yung
Published: (2008)

Instruction set simulator development for altera NIOS 2 processor
by: Teh, Fu Sun Ivan
Published: (2008)

VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
by: Rajah, Avinash
Published: (2005)

VHDL design of A 32-Bit RISC processor core for FPGA implementation
by: Marsono, Muhammad Nadzir
Published: (2001)

USB soft core with altera Nios processor
by: Cheah, Chee Teong
Published: (2007)

ARM processor emulator
by: Mohd. Hashim, Mohamad Hasruzairin
Published: (2015)

Verilog design of input/output processor with built-in-self-test
by: Goh, Keng Hoo
Published: (2007)

Design of a lan interfacing module for a softcore processor AMIR CPU
by: Lim, Hui Teng
Published: (2020)

Implementation of direct torque control of brushless DC motor utilizing digital signal processor
by: Noor Azam, Ahmad Faiz
Published: (2015)

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
by: Ismail, Mohd. Izuan
Published: (2006)

A hardware implementation of Rivest-Shamir-Adleman co-processor for resource constrained embedded systems
by: Paniandi, Arul
Published: (2006)

Design of a route lookup processor for implementation in a FPGA-based system-on chip (SoC)
by: Teh , J-Wing
Published: (2004)

Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA)
by: Abdul Rahman, Abdul Aziz
Published: (2003)

Face verification system on digital signal processor
by: Yap, Wooi Hen
Published: (2008)

Stream processor architecture – streaming memory system
by: Ngo, Wai Loon
Published: (2015)

Multi-core 16-bit CPUs for PLC processor
by: Gan, Chi Qian
Published: (2022)

Development of a new arm processor evaluation board
by: Murugesu, Ganesan V.
Published: (2009)

Design of the streaming processor architecture for microkernel controller and ALU
by: Anuar, Nuhairi
Published: (2015)

Implementation of direct torque control of induction machines utilizing Digital Signal Processor (DSP) and Field Programmable Gate Arrays (FPGA)
by: Toh, Chuen Ling
Published: (2005)

Block-based neural network mapping on graphics processor unit
by: Ong, Chin Tong
Published: (2015)

Integrated circuit design of a multiplier-accumulator for convolutional neural network based on carry-save adder architecture
by: Lee, Mei Xiang
Published: (2022)

RTL design of SHA-512 processor core for secure message hashing
by: Chua, Lee Ping
Published: (2008)

FPGA-based design of a math co-processor for the Amir CPU
by: Tan, Arthur Foo Yen
Published: (2020)

Low cost loosely coupled parallel processing system using standard processor
by: Awang Ahmad, Zahari
Published: (2009)

VHDL modelling and asic design of a shortest-path processor core for network routing
by: Teoh, Giap Seng
Published: (2003)

The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL
by: Lim, Jonie Joo Nee
Published: (2008)

Register transfer level design of compression processor core using verilog hardware description language
by: Mohd. Sabri, Roslee
Published: (2007)

RTL design of modular arithmetic processor (MAP) core for prime finite field arithmetic, GF(P)
by: Liew, Meng Wei
Published: (2008)

Software-based self-test with scan design at register transfer level for 16-bit RISC processor
by: Ang, Kim Chuan
Published: (2010)

Secure deep learning inference with intel software guard extension on intel ice lake-SP xeon processor
by: Phuah, Chai Ling
Published: (2022)

Performance comparison of NxN matrix multiplication between field programmable gate array and general purpose processor
by: Chay, Chin Fatt
Published: (2012)

VHDL implementation of pipelined DLX microprocessor
by: Anthony, Ignatius Edmond
Published: (2008)

Hardware/software co-design of two-stage smart arrhythmia classifier based on multi-processor field programmable gate array system-on-chip
by: Ooi, Tze Kian
Published: (2022)

Design And Simulation Of An Intelligent Adaptive Arbiter For Maximum Cpu Usage Of Multicore Processors
by: Akhtar, Mohammad Nishat
Published: (2013)

Digital beamforming implementation of switch-beam smart antenna system by using integrated digital signal processor and field-programmable gate array
by: Vakilian, Vida
Published: (2008)

Improved hole detection simulation using power spectral density for the implementation of cognitive radio
by: Goh, Clarence Kok Leon
Published: (2010)

Services hosted by the Perpustakaan Sultan Abdul Samad, Universiti Putra Malaysia with Cooperation MySyL Group