Implementation of barrel shifter and multiplier for the DLX processor

Implementation of barrel shifter and multiplier for the DLX processor

محفوظ في:

التفاصيل البيبلوغرافية
المؤلف الرئيسي:	Goh, Teng Sun
التنسيق:	أطروحة
منشور في:	2008
الموضوعات:	TK Electrical engineering Electronics Nuclear engineering
الوسوم:	إضافة وسم لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!

مواد مشابهة

Implementation of embedded in-circuit emulator for DLX processor
بواسطة: Bee Wooi, Khaw
منشور في: (2008)

A VLSI computing structure array processor
بواسطة: Loh, Sun Meng
منشور في: (1993)

An FPGA implementation of RSA processor core for public-key cryptosystem
بواسطة: Tan, Siang Lin
منشور في: (2001)

Fast fourier transform module for implementation in Nios II embedded processor
بواسطة: Ahmed, Hisham Azhari
منشور في: (2008)

Verilog design of bist on AES256 processor core with FPGA implementation
بواسطة: Hew, Kean Yung
منشور في: (2008)

Instruction set simulator development for altera NIOS 2 processor
بواسطة: Teh, Fu Sun Ivan
منشور في: (2008)

VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
بواسطة: Rajah, Avinash
منشور في: (2005)

VHDL design of A 32-Bit RISC processor core for FPGA implementation
بواسطة: Marsono, Muhammad Nadzir
منشور في: (2001)

USB soft core with altera Nios processor
بواسطة: Cheah, Chee Teong
منشور في: (2007)

ARM processor emulator
بواسطة: Mohd. Hashim, Mohamad Hasruzairin
منشور في: (2015)

Verilog design of input/output processor with built-in-self-test
بواسطة: Goh, Keng Hoo
منشور في: (2007)

Design of a lan interfacing module for a softcore processor AMIR CPU
بواسطة: Lim, Hui Teng
منشور في: (2020)

Implementation of direct torque control of brushless DC motor utilizing digital signal processor
بواسطة: Noor Azam, Ahmad Faiz
منشور في: (2015)

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
بواسطة: Ismail, Mohd. Izuan
منشور في: (2006)

A hardware implementation of Rivest-Shamir-Adleman co-processor for resource constrained embedded systems
بواسطة: Paniandi, Arul
منشور في: (2006)

Design of a route lookup processor for implementation in a FPGA-based system-on chip (SoC)
بواسطة: Teh , J-Wing
منشور في: (2004)

Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA)
بواسطة: Abdul Rahman, Abdul Aziz
منشور في: (2003)

Face verification system on digital signal processor
بواسطة: Yap, Wooi Hen
منشور في: (2008)

Stream processor architecture – streaming memory system
بواسطة: Ngo, Wai Loon
منشور في: (2015)

Multi-core 16-bit CPUs for PLC processor
بواسطة: Gan, Chi Qian
منشور في: (2022)

Development of a new arm processor evaluation board
بواسطة: Murugesu, Ganesan V.
منشور في: (2009)

Design of the streaming processor architecture for microkernel controller and ALU
بواسطة: Anuar, Nuhairi
منشور في: (2015)

Implementation of direct torque control of induction machines utilizing Digital Signal Processor (DSP) and Field Programmable Gate Arrays (FPGA)
بواسطة: Toh, Chuen Ling
منشور في: (2005)

Block-based neural network mapping on graphics processor unit
بواسطة: Ong, Chin Tong
منشور في: (2015)

Integrated circuit design of a multiplier-accumulator for convolutional neural network based on carry-save adder architecture
بواسطة: Lee, Mei Xiang
منشور في: (2022)

RTL design of SHA-512 processor core for secure message hashing
بواسطة: Chua, Lee Ping
منشور في: (2008)

FPGA-based design of a math co-processor for the Amir CPU
بواسطة: Tan, Arthur Foo Yen
منشور في: (2020)

Low cost loosely coupled parallel processing system using standard processor
بواسطة: Awang Ahmad, Zahari
منشور في: (2009)

VHDL modelling and asic design of a shortest-path processor core for network routing
بواسطة: Teoh, Giap Seng
منشور في: (2003)

The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL
بواسطة: Lim, Jonie Joo Nee
منشور في: (2008)

Register transfer level design of compression processor core using verilog hardware description language
بواسطة: Mohd. Sabri, Roslee
منشور في: (2007)

RTL design of modular arithmetic processor (MAP) core for prime finite field arithmetic, GF(P)
بواسطة: Liew, Meng Wei
منشور في: (2008)

Software-based self-test with scan design at register transfer level for 16-bit RISC processor
بواسطة: Ang, Kim Chuan
منشور في: (2010)

Secure deep learning inference with intel software guard extension on intel ice lake-SP xeon processor
بواسطة: Phuah, Chai Ling
منشور في: (2022)

Performance comparison of NxN matrix multiplication between field programmable gate array and general purpose processor
بواسطة: Chay, Chin Fatt
منشور في: (2012)

VHDL implementation of pipelined DLX microprocessor
بواسطة: Anthony, Ignatius Edmond
منشور في: (2008)

Hardware/software co-design of two-stage smart arrhythmia classifier based on multi-processor field programmable gate array system-on-chip
بواسطة: Ooi, Tze Kian
منشور في: (2022)

Design And Simulation Of An Intelligent Adaptive Arbiter For Maximum Cpu Usage Of Multicore Processors
بواسطة: Akhtar, Mohammad Nishat
منشور في: (2013)

Digital beamforming implementation of switch-beam smart antenna system by using integrated digital signal processor and field-programmable gate array
بواسطة: Vakilian, Vida
منشور في: (2008)

Improved hole detection simulation using power spectral density for the implementation of cognitive radio
بواسطة: Goh, Clarence Kok Leon
منشور في: (2010)

Services hosted by the Perpustakaan Sultan Abdul Samad, Universiti Putra Malaysia with Cooperation MySyL Group