Interconnect delay and routing in nanometer VLSI
Saved in:
Main Author: | Kuay, Chong Lee |
---|---|
Format: | Thesis |
Published: |
2008
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing
by: Ch'ng, Heng Sun
Published: (2007) -
Interconnect tree optimization algorithm in nanometer very large scale integration designs
by: Eh Kan, Chessda Uttraphan
Published: (2016) -
Optimization of routing algorithm for interconnect delay in ultra large scale interation designs
by: Husin, Nasir Shaikh
Published: (2008) -
A particle swarm optimization (PSO) for vlsi routing
by: Ayob, Mohd. Nasir
Published: (2011) -
Impact of nanometer transistor on analog performance
by: Husaini Zakaria, Mohamad Asfa
Published: (2011)