Interconnect delay and routing in nanometer VLSI
Saved in:
主要作者: | Kuay, Chong Lee |
---|---|
格式: | Thesis |
出版: |
2008
|
主題: | |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing
由: Ch'ng, Heng Sun
出版: (2007) -
Interconnect tree optimization algorithm in nanometer very large scale integration designs
由: Eh Kan, Chessda Uttraphan
出版: (2016) -
Optimization of routing algorithm for interconnect delay in ultra large scale interation designs
由: Husin, Nasir Shaikh
出版: (2008) -
A particle swarm optimization (PSO) for vlsi routing
由: Ayob, Mohd. Nasir
出版: (2011) -
Impact of nanometer transistor on analog performance
由: Husaini Zakaria, Mohamad Asfa
出版: (2011)