RTL design of SHA-512 processor core for secure message hashing

RTL design of SHA-512 processor core for secure message hashing

Saved in:

书目详细资料
主要作者:	Chua, Lee Ping
格式:	Thesis
出版:	2008
主题:	TK Electrical engineering Electronics Nuclear engineering
标签:	添加标签没有标签, 成为第一个标记此记录!

相似书籍

Rtl Implementation Of Secure Hash Algorithm 3 (Sha-3) Towards Smaller Area
由: Lim , Yen Ruen
出版: (2017)

RTL design of modular arithmetic processor (MAP) core for prime finite field arithmetic, GF(P)
由: Liew, Meng Wei
出版: (2008)

The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL
由: Lim, Jonie Joo Nee
出版: (2008)

USB soft core with altera Nios processor
由: Cheah, Chee Teong
出版: (2007)

Hardware acceleration of secure hash algorithm 3
由: Ng, Lai Boon
出版: (2020)

Verilog design of bist on AES256 processor core with FPGA implementation
由: Hew, Kean Yung
出版: (2008)

VHDL design of A 32-Bit RISC processor core for FPGA implementation
由: Marsono, Muhammad Nadzir
出版: (2001)

Secure hash algorithm and secure scheme for key storage in trusted platform module
由: Mohd. Yassin, Mohd. Nazrin
出版: (2009)

Multi-core 16-bit CPUs for PLC processor
由: Gan, Chi Qian
出版: (2022)

VHDL modelling and asic design of a shortest-path processor core for network routing
由: Teoh, Giap Seng
出版: (2003)

An FPGA implementation of RSA processor core for public-key cryptosystem
由: Tan, Siang Lin
出版: (2001)

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
由: Ismail, Mohd. Izuan
出版: (2006)

Register transfer level design of compression processor core using verilog hardware description language
由: Mohd. Sabri, Roslee
出版: (2007)

Hash function of cryptographically secure pseudorandom number generator for hardware root-of-trust
由: Ong, Elaine Ei Ling
出版: (2021)

RTL implementation of one-sided jacobi algorithm for singular value decomposition
由: Wan Mohamad, Wan Ahmad Zainie
出版: (2016)

Verilog design of a 256-bit AES crypto processor core
由: Lai, Yit Pin
出版: (2007)

Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA)
由: Abdul Rahman, Abdul Aziz
出版: (2003)

Hadarmard transform and sum of absolute difference improvement on high efficiency video coding using intel advanced vector extension-512
由: Teh, Jackson Ka Sing
出版: (2018)

Design of the streaming processor architecture for microkernel controller and ALU
由: Anuar, Nuhairi
出版: (2015)

The RTL design of 32-bit RISC processor using verilog HDL
由: Manab, Hafizul Hasni
出版: (2012)

Verilog design of input/output processor with built-in-self-test
由: Goh, Keng Hoo
出版: (2007)

ARM processor emulator
由: Mohd. Hashim, Mohamad Hasruzairin
出版: (2015)

Secure deep learning inference with intel software guard extension on intel ice lake-SP xeon processor
由: Phuah, Chai Ling
出版: (2022)

FPGA-based design of a math co-processor for the Amir CPU
由: Tan, Arthur Foo Yen
出版: (2020)

VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
由: Rajah, Avinash
出版: (2005)

Design of a lan interfacing module for a softcore processor AMIR CPU
由: Lim, Hui Teng
出版: (2020)

SHA1 and SHA256 custom instruction design and characterization on Nios II processor
由: Shariffar, Hamed
出版: (2012)

Implementation of embedded in-circuit emulator for DLX processor
由: Bee Wooi, Khaw
出版: (2008)

Face verification system on digital signal processor
由: Yap, Wooi Hen
出版: (2008)

Implementation of barrel shifter and multiplier for the DLX processor
由: Goh, Teng Sun
出版: (2008)

A VLSI computing structure array processor
由: Loh, Sun Meng
出版: (1993)

Stream processor architecture – streaming memory system
由: Ngo, Wai Loon
出版: (2015)

Core power control analysis and design for triga nuclear reactor
由: Minhat, Mohd. Sabri
出版: (2022)

Design of a route lookup processor for implementation in a FPGA-based system-on chip (SoC)
由: Teh , J-Wing
出版: (2004)

Software-based self-test with scan design at register transfer level for 16-bit RISC processor
由: Ang, Kim Chuan
出版: (2010)

Design of a hash processor chip and the implementation of a digital signature subsystem for data security
由: Chong, Wei Sheng
出版: (2002)

Development of a new arm processor evaluation board
由: Murugesu, Ganesan V.
出版: (2009)

Design And Simulation Of An Intelligent Adaptive Arbiter For Maximum Cpu Usage Of Multicore Processors
由: Akhtar, Mohammad Nishat
出版: (2013)

Instruction set simulator development for altera NIOS 2 processor
由: Teh, Fu Sun Ivan
出版: (2008)

Block-based neural network mapping on graphics processor unit
由: Ong, Chin Tong
出版: (2015)

Services hosted by the Perpustakaan Sultan Abdul Samad, Universiti Putra Malaysia with Cooperation MySyL Group