A 10-bit 50 mega-samples-per-second pipelined analog-to-digital converter
Most of modern communication devices are implemented on portable systems powered by a battery with limited energy. Due to their dependence on batteries, some efforts have to be made to minimize the power consumption of these devices. One of the approaches is to use low power analog-to-digital conver...
Saved in:
Main Author: | Yusoff, Yuzman |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/36566/5/YuzmanYusoffMFKE2010.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
The design of calibration circuit for analog-to-digital converter (ADC).
by: S. Mohideen Ali , Mohammad Ariff
Published: (2016) -
Performance evaluation of graphene based priority encoder for analog to digital converter application
by: P'ng, Boon Ho
Published: (2022) -
The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL
by: Lim, Jonie Joo Nee
Published: (2008) -
High speed – energy efficient successive approximation analog to digital converter using tri-level switching
by: Sarafi, Sahar
Published: (2015) -
A 1.8v 10-Bit 100ms/S Fully Differential Pipelined Adc In Cmos 0.18um Process Technology
by: Khoo , Boon Hee
Published: (2017)